Alternatives and similar repositories for SecSMT_Artifact:

Users that are interested in SecSMT_Artifact are comparing it to the libraries listed below

• fanyao / branchspec
  Proof of concept code for the BranchSpec exploit.
  ☆9Updated 2 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆60Updated 4 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆17Updated 4 years ago
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 5 years ago
• PittECEArch / AdversarialPrefetch
  ☆19Updated 2 years ago
• cwfletcher / stt
  ☆35Updated 4 years ago
• MATCHA-MIT / Pensieve
  This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.
  ☆23Updated last year
• vusec / tlbdr
  ☆17Updated 2 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆14Updated 5 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 5 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆44Updated 5 years ago
• compsec-snu / specdoctor
  ☆24Updated 2 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆30Updated last year
• TheNetAdmin / NVLeak
  NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]
  ☆18Updated 2 years ago
• eepalms / gem5-newcache
  New Cache implementation using Gem5
  ☆13Updated 11 years ago
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆12Updated last year
• CPU-THU / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆18Updated last year
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆24Updated 7 months ago
• FxPiGaAo / Hacky-Racer
  ☆16Updated last year
• efeslab / dolma
  ☆12Updated 4 years ago
• pierreay / reproduce-spectre-gem5
  Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"
  ☆17Updated last year
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆33Updated 4 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆22Updated 3 weeks ago
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆15Updated 3 years ago
• Yujie-Cui / WB-channels
  ☆11Updated 2 years ago
• 0x161e-swei / covert-channel-101
  ☆11Updated 5 years ago
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆32Updated 5 years ago
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago