dracula / vivadoLinks
🧛🏻♂️ Dark theme for Vivado
☆20Updated 2 years ago
Alternatives and similar repositories for vivado
Users that are interested in vivado are comparing it to the libraries listed below
Sorting:
- Arduino compatible Risc-V Based SOC☆160Updated last year
- 8051 core☆113Updated 11 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- Basic RISC-V Test SoC☆170Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Updated 6 years ago
- Verilog UART☆192Updated 12 years ago
- Simple 8-bit UART realization on Verilog HDL.☆115Updated last year
- A series of CORDIC related projects☆121Updated last year
- A simple, basic, formally verified UART controller☆324Updated 2 years ago
- OpenXuantie - OpenE906 Core☆152Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Updated 8 years ago
- Basic USB-CDC device core (Verilog)☆86Updated 4 years ago
- ☆118Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆173Updated 4 years ago
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆354Updated 3 months ago
- FPGA Logic Analyzer and GUI☆147Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆133Updated 5 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆169Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- ☆101Updated 5 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆69Updated 2 months ago
- RISC-V Verification Interface☆138Updated 2 weeks ago
- open-source SDKs for the SCR1 core☆77Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆59Updated 6 years ago