dracula / vivadoLinks
🧛🏻♂️ Dark theme for Vivado
☆18Updated 2 years ago
Alternatives and similar repositories for vivado
Users that are interested in vivado are comparing it to the libraries listed below
Sorting:
- A simple, basic, formally verified UART controller☆310Updated last year
- A git-friendly Vivado wrapper☆235Updated last year
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆309Updated 4 months ago
- Simple implementation of I2C interface written on Verilog and SystemC☆44Updated 8 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆55Updated last month
- All code found on nandland is here. underconstruction.gif☆343Updated 3 years ago
- ☆144Updated this week
- ☆69Updated last month
- Absolute beginner's guide to the de10-nano☆236Updated 5 months ago
- ☆460Updated last month
- ☆91Updated 2 weeks ago
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆281Updated 5 years ago
- Code used in☆194Updated 8 years ago
- ☆99Updated 2 years ago
- Verilog UART☆178Updated 12 years ago
- 📦 Prebuilt RISC-V GCC toolchains for x64 Linux.☆104Updated 6 months ago
- SPI Master for FPGA - VHDL and Verilog☆297Updated 2 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆110Updated 3 years ago
- A series of CORDIC related projects☆110Updated 9 months ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- RISC-V Verification Interface☆102Updated 3 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆57Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- OpenXuantie - OpenE906 Core☆140Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆181Updated 4 years ago
- ☆219Updated 3 weeks ago