Advanced-Microelectronics-Group / OpenC910_ModifiedLinks
commit rtl and build cosim env
☆36Updated last year
Alternatives and similar repositories for OpenC910_Modified
Users that are interested in OpenC910_Modified are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆234Updated 2 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- AXI总线连接器☆105Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆188Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆212Updated 5 years ago
- ☆75Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆115Updated 4 years ago
- ☆73Updated 9 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆134Updated 8 years ago
- Awesome ASIC design verification☆337Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆145Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆151Updated 7 years ago
- AXI协议规范中文翻译版☆166Updated 3 years ago
- Some useful documents of Synopsys☆92Updated 4 years ago
- UVM AHB VIP☆90Updated 3 months ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆115Updated 8 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- uvm AXI BFM(bus functional model)☆264Updated 12 years ago
- UVM examples and projects☆151Updated 5 months ago
- This is for uvm_tb_gen☆51Updated 10 months ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- ☆153Updated 2 weeks ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆157Updated 5 years ago
- 视频旋转（2019FPGA大赛）☆37Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- Reference examples and short projects using UVM Methodology☆286Updated 3 years ago
- IC Verification & SV Demo☆54Updated 4 years ago