Advanced-Microelectronics-Group / OpenC910_ModifiedLinks
commit rtl and build cosim env
☆36Updated last year
Alternatives and similar repositories for OpenC910_Modified
Users that are interested in OpenC910_Modified are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Updated 2 years ago
- AXI总线连接器☆105Updated 5 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- This is for uvm_tb_gen☆51Updated 11 months ago
- Cortex M0 based SoC☆76Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆190Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆119Updated 4 years ago
- ☆75Updated 4 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- ☆74Updated 10 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆136Updated 4 years ago
- UVM AHB VIP☆92Updated 4 months ago
- This is the main repository for all the examples for the book Practical UVM☆215Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- AHB3-Lite Interconnect☆109Updated last year
- Awesome ASIC design verification☆341Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆136Updated 8 years ago
- ahb scram controller, design and verification☆28Updated 7 years ago
- uvm AXI BFM(bus functional model)☆263Updated 12 years ago
- Novel GUI Based UVM Testbench Template Builder☆149Updated 4 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Updated 5 years ago
- practice configure AHB-Lite bus protocol☆19Updated 6 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Updated 8 years ago
- 视频旋转(2019FPGA大赛)☆38Updated 5 years ago
- AMBA AXI VIP☆443Updated last year
- ☆219Updated 7 months ago
- UVM examples and projects☆154Updated 7 months ago
- automatic-verilog based on vimscript☆283Updated 2 years ago
- Some useful documents of Synopsys☆94Updated 4 years ago