commit rtl and build cosim env
☆36Mar 29, 2024Updated 2 years ago
Alternatives and similar repositories for OpenC910_Modified
Users that are interested in OpenC910_Modified are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- ahb scram controller, design and verification☆29Jun 20, 2018Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- This repository contains sEMG Data of 13 subjects recorded with the Myo Armband.☆14Jan 8, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆10Nov 12, 2019Updated 6 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- A Simple DNS System -- Coursework of Internet Applications☆20Jun 10, 2020Updated 6 years ago
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated 2 months ago
- ☆23Dec 7, 2019Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 9 months ago
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- The register-transfer level (RTL) implementation of FIONA-V baseline ISA, affiliated to FIONA toolchains.☆10Oct 30, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- ☆11Nov 14, 2022Updated 3 years ago
- ☆15Jul 12, 2020Updated 6 years ago
- Must-have verilog systemverilog modules☆40May 1, 2022Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- EMG sensor signal sampling and DSP filtering on an embedded STM32 board with he use of miosix RTOS☆11Mar 13, 2021Updated 5 years ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- fpga based nes box☆23Sep 20, 2021Updated 5 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 复旦数字集成电路设计自动化项目文档☆11Apr 12, 2025Updated last year
- N.E.O.N. Architecture — Open source GPU RTL in Verilog. Token dataflow, hardware ray tracing, frame generation. First silicon target: 28n…☆23Jun 14, 2026Updated 4 months ago
- ☆14Jun 30, 2019Updated 7 years ago
- ☆11Oct 30, 2024Updated 2 years ago
- ☆39Aug 12, 2015Updated 11 years ago
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- PLENA: A Complete Hardware-software System for Efficient Long-context LLM Inference☆26Sep 29, 2026Updated last month
- ☆17Nov 11, 2015Updated 10 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- ☆293Sep 20, 2026Updated last month
- Rust on LiteX SoC (icesugar + vexriscv).☆11Apr 20, 2026Updated 6 months ago
- LicheeTang 蜂鸟E203 Core☆204Jul 10, 2019Updated 7 years ago
- Demo Sources for Learning Spinal HDL☆17Dec 5, 2022Updated 3 years ago
- Readings in Computer Architectures☆17Apr 27, 2026Updated 6 months ago