CherryYang05 / OpenMIPS_CPU
基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽
☆21Updated 5 years ago
Alternatives and similar repositories for OpenMIPS_CPU
Users that are interested in OpenMIPS_CPU are comparing it to the libraries listed below
Sorting:
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆135Updated 10 months ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆126Updated 4 years ago
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆15Updated 2 years ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆18Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- ☆34Updated 5 years ago
- 《自己动手写CPU》一书附带的文件☆81Updated 7 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 3 years ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆45Updated 2 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 3 years ago
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- ☆50Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆35Updated 4 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆79Updated 5 years ago
- Chongqing University 2020 NSCSCC☆28Updated 4 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 7 years ago
- 一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块☆15Updated 2 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆53Updated last year
- ☆35Updated last year
- NSCSCC 信息整合☆241Updated 4 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆23Updated 11 months ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆17Updated 4 years ago
- 计算机体系结构 2020秋季 UCAS 《计算机体系结构基础》第 2 版课后习题☆63Updated 3 years ago
- Naïve MIPS32 SoC implementation☆114Updated 4 years ago