CherryYang05 / OpenMIPS_CPULinks
基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU,使用 Verilog 语言,使用哈佛结构,包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关,包含流水线暂停以及延迟槽
☆20Updated 5 years ago
Alternatives and similar repositories for OpenMIPS_CPU
Users that are interested in OpenMIPS_CPU are comparing it to the libraries listed below
Sorting:
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆126Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- NSCSCC 信息整合☆249Updated 4 years ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- ☆34Updated 5 years ago
- 重庆大学硬件综合设计课程实验文档☆39Updated last year
- 一生一芯的信息发布和内容网站☆131Updated last year
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- NJU Virtual Board