基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU,使用 Verilog 语言,使用哈佛结构,包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关,包含流水线暂停以及延迟槽
☆20Mar 8, 2020Updated 6 years ago
Alternatives and similar repositories for OpenMIPS_CPU
Users that are interested in OpenMIPS_CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 南开大学 大数据计算及应用; NKU Big Data☆12Sep 8, 2023Updated 2 years ago
- 南开大学 2023 数据安全; NKU 2023 Data Security☆19Sep 7, 2023Updated 2 years ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆18Jan 12, 2023Updated 3 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆36May 29, 2024Updated last year
- Matlab codes for the paper “Distributed multi-stream beamforming in MIMO multi-relay interference networks,” by C. M. Yetis and R. Y. Cha…☆14Feb 9, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件,并在 ARM+FPGA 完成项目部署,实现通过摄取图片并通过 ARM+FPGA 综合部署和加速识别算法,并通过显示驱动,在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Aug 24, 2020Updated 5 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 4 years ago
- MATLAB simulation code for dissertation project report☆14Sep 4, 2022Updated 3 years ago
- NKU-COSC0010-计算机网络☆10Dec 8, 2024Updated last year
- Transforming RIS-Assidted Passive Beamforming from Tedious to Simple: A Relaxation Algorithm for Ricain Channel☆12Nov 10, 2022Updated 3 years ago
- ☆11Nov 13, 2015Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.☆10Mar 20, 2021Updated 5 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样,将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 9 months ago
- simple crawler for some uyghur website such as uy.ts.cn,bbs.bagdax.cn,www.bagdax.cn(using python and scrapy)☆11Oct 4, 2020Updated 5 years ago
- Solutions for NandGame.com☆16Oct 5, 2023Updated 2 years ago
- First implementation of EE8204 Course Project. This code aims at utilizing a Deep Residual U-Net to segment roads from satellite imagery☆12Sep 20, 2020Updated 5 years ago
- Vue版小Q聊天机器人☆14Jan 6, 2023Updated 3 years ago
- UyghurCharUtilities☆15May 6, 2019Updated 7 years ago
- 简单改造了自己动手实现CPU的代码☆10Apr 23, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Collection of resources for Uyghur linguistics.