CherryYang05 / OpenMIPS_CPULinks
基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU,使用 Verilog 语言,使用哈佛结构,包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关,包含流水线暂停以及延迟槽
☆20Updated 5 years ago
Alternatives and similar repositories for OpenMIPS_CPU
Users that are interested in OpenMIPS_CPU are comparing it to the libraries listed below
Sorting:
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆128Updated 4 years ago
- NSCSCC 信息整合☆252Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆144Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 一生一芯的信息发布和内容网站☆132Updated last year
- ☆35Updated 6 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Updated 3 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆33Updated 8 years ago
- CQU Dual Issue Machine☆37Updated last year
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆16Updated 3 years ago
- 计算机体系结构 2020秋季 UCAS 《计算机体系结构基础》第 2 版课后习题☆61Updated 4 years ago
- ☆35Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆35Updated 3 years ago
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- 《自己动手写CPU》一书附带的文件☆87Updated 7 years ago
- ☆20Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 4 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 5 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago