VxTeemo / RemoteOscilloScope_Sender
Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样,将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for RemoteOscilloScope_Sender
- ☆61Updated 3 weeks ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆43Updated 11 months ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆128Updated 4 years ago
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆37Updated 5 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- The project includes codes, specification, presentation and other information.☆24Updated 4 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆30Updated last year
- ☆34Updated 3 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- An incomplete RISCV-IM64 SoC☆6Updated last year
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆26Updated last year
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆11Updated 4 years ago
- 基于FPGA进行车牌识别☆60Updated last year
- ☆211Updated 3 years ago
- 从零开始设计一个CPU (Verilog)☆50Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆50Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- FPGA-Edge-Detection-Project1☆47Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆17Updated 11 months ago
- ☆137Updated 2 weeks ago
- practice configure AHB-Lite bus protocol☆11Updated 5 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆27Updated last year
- Nuclei Board Labs☆52Updated 10 months ago
- 数字IC设计 学习笔记☆119Updated 2 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆126Updated last month
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆20Updated last year