A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL
☆10Jul 5, 2021Updated 4 years ago
Alternatives and similar repositories for glec2
Users that are interested in glec2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- ☆20Jun 4, 2021Updated 4 years ago
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 2 weeks ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- An implementation of 5-stages RISC-V CPU☆13Jul 22, 2022Updated 3 years ago
- my cs notes☆61Oct 14, 2024Updated last year
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 6 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Mar 8, 2020Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Code for paper: Long cOntext aliGnment via efficient preference Optimization☆24Oct 10, 2025Updated 5 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆16Updated this week
- ☆11Jan 21, 2019Updated 7 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Non-local Modeling for Image Quality Assessment☆13Dec 20, 2023Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Match celebrity users with their respective tweets by making use of Semantic Textual Similarity on over 900+ celebrity users' 2.5 million…☆13Nov 21, 2023Updated 2 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- 🔬可视化绘制给定的复变函数 | visualization of the given complex function☆11Jun 14, 2022Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Source code for Hierarchical Probabilistic Forecasting of Electricity Demand with Smart Meter Data by Ben Taieb, Souhaib, Taylor, James, …☆10Sep 4, 2019Updated 6 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- CSiBE☆34Feb 17, 2022Updated 4 years ago