Alternatives and similar repositories for SKILL

Users that are interested in SKILL are comparing it to the libraries listed below

• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆61Updated this week
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆28Updated 3 years ago
• mabrains / caravel_analog_rf
  Analog and RF blocks on Skywaters 130nm
  ☆11Updated 3 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆15Updated 8 years ago
• klayoutmatthias / tf_import
  Reads a Cadence techfile into KLayout and produces layer properties from it
  ☆26Updated 2 years ago
• MatBucher / ekv3model
  ☆19Updated last year
• klayoutmatthias / calibre2klayout
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Updated 7 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 2 years ago
• efabless / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆12Updated 4 months ago
• idea-fasoc / openfasoc-tapeouts
  Tapeouts done using OpenFASOC
  ☆14Updated this week
• Teddy-van-Jerry / ngspice-cmos
  NGSPICE Simulation of CMOS Circuits
  ☆14Updated 2 years ago
• UAH-IC-Design-Team / sky130-10-bit-SAR-ADC
  A 10bit SAR ADC in Sky130
  ☆25Updated 2 years ago
• bishalpaudelofficial / Analog-IC-Design
  Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.
  ☆28Updated 2 years ago
• ycchen218 / EDA-DRC-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
  ☆12Updated 2 years ago
• JinwooWang / Deep-Learning-For-Analog-Circuit-Sizing
  Combination of Analog Circuit Sizing and DL.
  ☆17Updated 2 years ago
• klayoutmatthias / si4all
  A fake "technology" to play with
  ☆19Updated 3 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆40Updated 5 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆65Updated 4 months ago
• ucb-art / bag
  BAG framework
  ☆30Updated 10 months ago
• das-dias / novaad
  An EDA tool for automatic device sizing using Gm/Id method.
  ☆14Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆84Updated last week
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆36Updated 3 years ago
• w32agobot / SKY130_SAR-ADC
  Fully-differential asynchronous non-binary 12-bit SAR-ADC
  ☆34Updated 2 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆54Updated 2 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆127Updated 2 years ago
• MatthewLoveQUB / SKILL_Tools
  Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.
  ☆44Updated 5 years ago
• ABKGroup / PROBE3.0
  ☆49Updated last year
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆30Updated last week