vsao / SKILLLinks
SKILL Codes, PCell Creation
☆11Updated 4 years ago
Alternatives and similar repositories for SKILL
Users that are interested in SKILL are comparing it to the libraries listed below
Sorting:
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated this week
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- ☆18Updated last year
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Digital Standard Cells based SAR ADC☆14Updated 3 years ago
- Tapeouts done using OpenFASOC☆11Updated last year
- ☆20Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- Analog and RF blocks on Skywaters 130nm☆11Updated 2 years ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Reinforcement learning assisted analog layout design flow.☆24Updated last year
- Online viewer of Xschem schematic files☆26Updated 6 months ago
- ☆22Updated 4 years ago
- Advanced Integrated Circuits 2024☆25Updated 7 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- BAG framework☆29Updated 6 months ago
- pcells for various magnetic passive devices (GPL v3)☆12Updated 11 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆9Updated 3 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 6 years ago
- skywater 130nm pdk☆28Updated 2 weeks ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆22Updated last year
- ☆24Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆23Updated last year