teknohog / rautanoppaLinks
Hardware random number generator for FPGAs
☆10Updated 10 years ago
Alternatives and similar repositories for rautanoppa
Users that are interested in rautanoppa are comparing it to the libraries listed below
Sorting:
- Port of Amber ARM Core project to Marsohod2 platform☆13Updated 6 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 6 years ago
- Enigma in FPGA☆29Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆19Updated 3 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- A bit-serial CPU☆19Updated 6 years ago
- IP submodules, formatted for easier CI integration☆30Updated 3 months ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆28Updated 5 years ago
- This implementation of file system is developed by ELM Chan☆16Updated 2 months ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆43Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Moxie-compatible core repository☆47Updated 5 months ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- OpenRISC 1000 processor module for IDA 7.x☆13Updated last year
- A wishbone controlled FM transmitter hack☆23Updated last year
- Allwinner SoCs' 64-bit EL2 barebone☆17Updated 3 years ago
- Project Trellis database☆14Updated 4 months ago
- ☆25Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 10 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆34Updated 6 years ago
- SNES for MiSTer☆16Updated 4 months ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- Betrusted embedded controller (UP5K)☆48Updated 2 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- betrusted.io main SoC design☆14Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- ☆61Updated 2 years ago