teknohog / rautanoppaLinks
Hardware random number generator for FPGAs
☆10Updated 10 years ago
Alternatives and similar repositories for rautanoppa
Users that are interested in rautanoppa are comparing it to the libraries listed below
Sorting:
- OpenRISC 1000 processor module for IDA 7.x☆13Updated last year
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆28Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆19Updated 3 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Updated 6 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 6 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 2 weeks ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Updated 8 years ago
- This is a higan/Verilator co-simulation example/framework☆51Updated 7 years ago
- A bit-serial CPU☆19Updated 6 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Updated 2 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆44Updated last year
- betrusted.io main SoC design☆14Updated 6 years ago
- This implementation of file system is developed by ELM Chan☆16Updated 3 months ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 7 years ago
- Icarus SIMBUS☆20Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆32Updated 5 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 6 years ago
- Python app to extract a netlist of NMOS transistors from an Inkscape diagram.☆57Updated 7 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- IP submodules, formatted for easier CI integration☆31Updated 4 months ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Updated 4 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- Minimal TCP/IP stack for non OS based micrcontroller enviornment.☆19Updated 5 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Updated 5 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆34Updated 6 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 5 years ago