teknohog / rautanoppaLinks
Hardware random number generator for FPGAs
☆10Updated 10 years ago
Alternatives and similar repositories for rautanoppa
Users that are interested in rautanoppa are comparing it to the libraries listed below
Sorting:
- Port of Amber ARM Core project to Marsohod2 platform☆13Updated 6 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆19Updated 2 years ago
- OpenRISC 1000 processor module for IDA 7.x☆13Updated last year
- Baremetal softwares for TrivialMIPS platform☆11Updated 6 years ago
- Enigma in FPGA☆29Updated 6 years ago
- betrusted.io main SoC design☆14Updated 5 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆43Updated last year
- IP submodules, formatted for easier CI integration☆30Updated 3 months ago
- Project Trellis database☆14Updated 3 months ago
- This is a higan/Verilator co-simulation example/framework☆51Updated 7 years ago
- SNES for MiSTer☆16Updated 3 months ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Apache NuttX RTOS in the Web Browser: TinyEMU with VirtIO☆22Updated last year
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆27Updated 5 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Updated 8 years ago
- Icarus SIMBUS☆20Updated 6 years ago
- This implementation of file system is developed by ELM Chan☆16Updated 2 months ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆16Updated last month
- ☆25Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Python app to extract a netlist of NMOS transistors from an Inkscape diagram.☆57Updated 7 years ago
- A bit-serial CPU☆19Updated 6 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- Unofficial Yosys WebAssembly packages☆74Updated this week
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 7 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 5 years ago