teknohog / rautanoppaLinks
Hardware random number generator for FPGAs
☆10Updated 10 years ago
Alternatives and similar repositories for rautanoppa
Users that are interested in rautanoppa are comparing it to the libraries listed below
Sorting:
- Software, tools, documentation for Vegaboard platform☆65Updated 5 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- OpenRISC 1000 processor module for IDA 7.x☆13Updated last year
- Moxie-compatible core repository☆47Updated last year
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- betrusted.io main SoC design☆12Updated 5 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆24Updated 4 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆9Updated 7 years ago
- SNES for MiSTer☆15Updated 4 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Icarus SIMBUS☆19Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Open source library to handle integers of any size in C☆14Updated 2 years ago
- This is a higan/Verilator co-simulation example/framework☆50Updated 7 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- LZ4 decoder in assembly for RiscV RV32IC☆11Updated 3 years ago
- This implementation of file system is developed by ELM Chan☆16Updated 5 months ago
- A small and simple rv32i core written in Verilog☆13Updated 3 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Updated 8 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆42Updated last year
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago