teknohog / rautanoppa
Hardware random number generator for FPGAs
☆9Updated 9 years ago
Alternatives and similar repositories for rautanoppa:
Users that are interested in rautanoppa are comparing it to the libraries listed below
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- A wishbone controlled FM transmitter hack☆21Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 5 years ago
- Prebuilt images for Linux for the Pano Logic G2☆13Updated last year
- Port of Amber ARM Core project to Marsohod2 platform☆12Updated 5 years ago
- SNES for MiSTer☆15Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- betrusted.io main SoC design☆12Updated 5 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- Enigma in FPGA☆28Updated 5 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- Program to scan for malicious FPGA designs.☆14Updated 3 years ago
- PS2 interface☆17Updated 7 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- JTAG Hardware Abstraction Library☆36Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- ☆9Updated 2 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 2 months ago
- A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano☆35Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆107Updated 2 years ago
- ☆21Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- A reimplementation of a tiny stack CPU☆81Updated last year