Alternatives and similar repositories for rautanoppa

Users that are interested in rautanoppa are comparing it to the libraries listed below

• marsohod4you / Amber-Marsohod2
  Port of Amber ARM Core project to Marsohod2 platform
  ☆13Updated 5 years ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆65Updated 5 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆17Updated 6 years ago
• ulx3s / ulx3s-toolchain
  ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
  ☆39Updated 4 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆18Updated 2 years ago
• j-core / jcore-soc
  J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.
  ☆24Updated 4 years ago
• steveicarus / simbus
  Icarus SIMBUS
  ☆19Updated 5 years ago
• twj42 / PanoLogicG2_ReverseEngineering
  A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client
  ☆34Updated 6 years ago
• ilyakurdyukov / ida-openrisc
  OpenRISC 1000 processor module for IDA 7.x
  ☆13Updated last year
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆31Updated 4 years ago
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆11Updated 6 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆50Updated 7 years ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆110Updated 2 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆29Updated 6 years ago
• sutajiokousagi / betrusted-soc
  betrusted.io main SoC design
  ☆13Updated 5 years ago
• matt-kimball / toygpu
  A simple GPU on a TinyFPGA BX
  ☆81Updated 7 years ago
• valptek / v586
  586 compatible soft core for FPGA in verilog with AXI4 interface
  ☆15Updated 8 years ago
• tomverbeure / panologic
  PanoLogic Zero Client G1 reverse engineering info
  ☆75Updated last year
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 3 years ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆23Updated last year
• gatecat / SNES_MiSTer_ulx3s
  SNES for MiSTer
  ☆15Updated last week
• tomverbeure / arrow_deca
  LED blink example design for the Arrow DECA FPGA board
  ☆15Updated 4 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆53Updated 4 years ago
• tomverbeure / aha363
  ☆25Updated 5 years ago
• tomverbeure / cisco-hwic-3g-cdma
  Reverse Engineering of the Cisco HWIC-3G-CDMA PCB
  ☆42Updated last year
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆53Updated 10 years ago
• RobertBaruch / polychip
  Python app to extract a netlist of NMOS transistors from an Inkscape diagram.
  ☆57Updated 7 years ago
• zephyrproject-rtos / fatfs
  This implementation of file system is developed by ELM Chan
  ☆16Updated last month
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago