subutai-attic / liquid-routerLinks
The Subutai™ Router open hardware project sources.
☆14Updated 7 years ago
Alternatives and similar repositories for liquid-router
Users that are interested in liquid-router are comparing it to the libraries listed below
Sorting:
- VHDL PCIe Transceiver☆30Updated 5 years ago
- turbo 8051☆29Updated 8 years ago
- Collection of hardware description languages writings and code snippets☆27Updated 10 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 6 months ago
- USB Full Speed PHY☆46Updated 5 years ago
- LatticeMico32 soft processor☆107Updated 10 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆166Updated 2 years ago
- Sending raw data from the Digilent Arty FPGA board☆23Updated 9 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Updated 8 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- ☆112Updated 6 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 5 years ago
- open-source SDKs for the SCR1 core☆75Updated 10 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Small footprint and configurable JESD204B core☆45Updated 4 months ago
- The OpenRISC 1000 architectural simulator☆76Updated 5 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- An open source replacement of the Xilinx bootgen application.☆112Updated last year
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆19Updated 12 years ago
- Migrated to Codeberg☆92Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Collection of open-source peripherals in Verilog☆181Updated 3 years ago