Alternatives and similar repositories for ascon-hw-public

Users that are interested in ascon-hw-public are comparing it to the libraries listed below

• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆17Updated 3 years ago
• flokrieger / Aloha-HE
  ☆21Updated 8 months ago
• scluconn / DA_PUF_Library
  Defense/Attack PUF Library (DA PUF Library)
  ☆49Updated 5 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆22Updated 7 months ago
• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆33Updated 3 years ago
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆27Updated 4 years ago
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆15Updated 5 years ago
• xiang-rc / cfntt_ref
  ☆35Updated 9 months ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆31Updated last year
• kemalderya / pqc-param-ntt
  ☆23Updated 3 years ago
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆32Updated 8 years ago
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆52Updated 2 years ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆71Updated 4 years ago
• florianhirner / proteus
  ☆14Updated last year
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆19Updated 2 years ago
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon
  ☆22Updated 3 weeks ago
• DfX-NYUAD / PSAT
  This is a probabilistic SAT attack tool.
  ☆14Updated 3 years ago
• GMUCERG / LWC
  Development Package for the Hardware API for Lightweight Cryptography
  ☆16Updated last month
• IFM-Ulm / ro-pr-fw
  Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs
  ☆10Updated 5 years ago
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆26Updated last year
• KULeuven-COSIC / HEAT
  Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)
  ☆60Updated 4 years ago
• secworks / ascon
  Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm
  ☆10Updated 5 months ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• chipsalliance / adams-bridge
  Post-Quantum Cryptography IP Core (Crystals-Dilithium)
  ☆24Updated this week
• xingyf14 / CRYSTALS-Kyber
  ☆53Updated 4 years ago
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆15Updated 7 years ago
• FatemehAhsan / CRYSTALS-Dilithium_Key-Generation_Verilog
  Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…
  ☆14Updated last year
• siamumar / BIST_PUF_TRNG
  A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
  ☆23Updated 7 years ago
• alibaba-damo-academy / damo_ctl_cham
  ☆23Updated last year