Alternatives and similar repositories for ascon-hw-public:

Users that are interested in ascon-hw-public are comparing it to the libraries listed below

• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆26Updated last year
• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆33Updated 3 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 7 months ago
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆15Updated 5 years ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆31Updated last year
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆18Updated 3 years ago
• florianhirner / proteus
  ☆14Updated last year
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon
  ☆22Updated this week
• scluconn / DA_PUF_Library
  Defense/Attack PUF Library (DA PUF Library)
  ☆49Updated 4 years ago
• secworks / ascon
  Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm
  ☆10Updated 4 months ago
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆52Updated 2 years ago
• flokrieger / Aloha-HE
  ☆21Updated 7 months ago
• GMUCERG / LWC
  Development Package for the Hardware API for Lightweight Cryptography
  ☆16Updated 3 weeks ago
• Chair-for-Security-Engineering / SILVER
  SILVER - Statistical Independence and Leakage Verification
  ☆14Updated 2 years ago
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆32Updated 8 years ago
• ucb-bar / sha3
  ☆79Updated last year
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆26Updated 4 years ago
• DfX-NYUAD / PSAT
  This is a probabilistic SAT attack tool.
  ☆13Updated 3 years ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆26Updated 3 years ago
• xiang-rc / cfntt_ref
  ☆33Updated 8 months ago
• alibaba-damo-academy / damo_ctl_cham
  ☆23Updated last year
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆19Updated 4 years ago
• lnestor / sat_attack
  A basic implementation of a SAT attack on logic locking.
  ☆12Updated 3 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆52Updated last week
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆19Updated 2 years ago
• p4r4xor / Montgomery1024
  Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation
  ☆10Updated 5 years ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆70Updated 4 years ago
• IFM-Ulm / ro-pr-fw
  Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs
  ☆10Updated 5 years ago