IFM-Ulm / ro-pr-fwLinks
Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs
☆12Updated 5 years ago
Alternatives and similar repositories for ro-pr-fw
Users that are interested in ro-pr-fw are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆16Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆40Updated 5 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆21Updated last month
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆76Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 7 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- AES hardware engine for Xilinx Zynq platform☆32Updated 4 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year