IFM-Ulm / ro-pr-fwView external linksLinks
Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs
☆12Apr 1, 2020Updated 5 years ago
Alternatives and similar repositories for ro-pr-fw
Users that are interested in ro-pr-fw are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆33Apr 7, 2017Updated 8 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated 10 months ago
- Ring Oscillator Physically Unclonable Funtion☆26Sep 9, 2021Updated 4 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆27Jun 24, 2020Updated 5 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- Hardware Security Labs☆31May 3, 2017Updated 8 years ago
- ☆26Nov 16, 2023Updated 2 years ago
- Lock circuitgraphs using various logic locking techniques☆10May 2, 2023Updated 2 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 9 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- Hardware-backed biometric authentication for Flutter. Create cryptographic signatures using device biometrics with keys stored in Secure …☆15Feb 6, 2026Updated last week
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 2 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Sep 18, 2020Updated 5 years ago
- Starting code for Introduction to High Performance Computing☆10Oct 23, 2019Updated 6 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 5 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 7 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Sep 9, 2025Updated 5 months ago
- ☆10Dec 26, 2023Updated 2 years ago
- Stencila for Python☆17Aug 3, 2018Updated 7 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- Bose–Chaudhuri–Hocquenghem Codes in Python☆13May 15, 2023Updated 2 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 6 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 7 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- ☆10May 10, 2019Updated 6 years ago
- TLS Secured connection example between Mosquitto broker (MQTT) and ESP32☆11Apr 12, 2021Updated 4 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆103Oct 21, 2025Updated 3 months ago
- Defense/Attack PUF Library (DA PUF Library)☆55May 5, 2020Updated 5 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago