Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs
☆13Apr 1, 2020Updated 6 years ago
Alternatives and similar repositories for ro-pr-fw
Users that are interested in ro-pr-fw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆34Apr 7, 2017Updated 9 years ago
- Ring Oscillator Physically Unclonable Funtion☆28Sep 9, 2021Updated 5 years ago
- This is a simple implementation of an Arbiter PUF made for an FPGA Artix-7. Project part of the course Embedded Systems, part of the Elec…☆12Mar 17, 2023Updated 3 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆16Mar 21, 2024Updated 2 years ago
- Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%.☆13May 4, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆145Nov 5, 2022Updated 4 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Oct 1, 2026Updated last month
- SHA-256 cipher algorithm implementation☆13Jun 22, 2025Updated last year
- ☆27Aug 19, 2026Updated 2 months ago
- random instruction sequence generator for userspace testing https://wiki.linaro.org/PeterMaydell/Risu (Forked from https://git.linaro.org…☆10Feb 2, 2017Updated 9 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- Multi-port BRAM IP for ASIC and FPGA☆14Apr 21, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Framework for FPGA-accelerated Middlebox Development☆50Feb 18, 2023Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆60Apr 8, 2023Updated 3 years ago
- ☆12Aug 6, 2020Updated 6 years ago
- Defense/Attack PUF Library (DA PUF Library)☆56May 5, 2020Updated 6 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆107Oct 21, 2025Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Starting code for Introduction to High Performance Computing☆11Oct 23, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Explore the depths of a Dungeon to get the Og's Blood.☆16May 26, 2022Updated 4 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆21Jan 4, 2026Updated 10 months ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- ☆15Jun 10, 2026Updated 4 months ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆27Jun 24, 2020Updated 6 years ago
- C code to parse xilinx bitstream. See http://lastweek.io/fpga/bitstream/☆42May 31, 2023Updated 3 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Sep 28, 2026Updated last month
- 重庆邮电大学自动学评教脚本☆12Jul 29, 2024Updated 2 years ago
- AI co-pilot for data analytics, data engineering, and ML science☆19Aug 21, 2023Updated 3 years ago
- Hardware Security Labs☆31May 3, 2017Updated 9 years ago
- This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projec…☆13Jul 12, 2025Updated last year