IFM-Ulm / ro-pr-fwLinks
Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs
☆12Updated 5 years ago
Alternatives and similar repositories for ro-pr-fw
Users that are interested in ro-pr-fw are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆17Updated 2 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆24Updated 2 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆41Updated 8 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 8 years ago
- Defense/Attack PUF Library (DA PUF Library)☆53Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 3 years ago
- AES加密解密算法的Verilog实现☆67Updated 9 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Verilog RTL Design☆45Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆78Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Verilog based BCH encoder/decoder☆127Updated 3 years ago
- Advanced encryption standard implementation in verilog.☆31Updated 3 years ago
- SRAM☆22Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆19Updated 5 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 8 years ago
- ☆21Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Updated 4 years ago