xrouting / xroute_env
RL environment for detailed routing.
☆45Updated 2 months ago
Alternatives and similar repositories for xroute_env:
Users that are interested in xroute_env are comparing it to the libraries listed below
- ☆14Updated 11 months ago
- Applying Deep Q-learning for Global Routing☆124Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- Simple Python interface for ABC☆23Updated last year
- ☆64Updated last year
- Benchmark Generator for Global Routing☆12Updated 5 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- ☆21Updated 4 years ago
- ☆15Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 7 months ago
- The release for ICML 2023 paper☆47Updated 10 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 4 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆36Updated this week
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆35Updated 5 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- ☆29Updated 4 years ago
- ☆22Updated 5 months ago
- ☆13Updated 9 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆52Updated last month
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆13Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆73Updated 8 months ago
- VLSI EDA Global Router☆72Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆37Updated 2 months ago
- ☆28Updated last year
- ☆15Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆66Updated 5 months ago
- awesome-Analog-IC-Design-Automation☆34Updated 2 years ago