xrouting / xroute_env
RL environment for detailed routing.
☆41Updated 2 months ago
Related projects: ⓘ
- Applying Deep Q-learning for Global Routing☆107Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆48Updated 2 years ago
- ☆53Updated last year
- Simple Python interface for ABC☆21Updated last year
- ☆11Updated 4 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆18Updated 3 weeks ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆15Updated last year
- Benchmark Generator for Global Routing☆11Updated 5 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆25Updated 3 years ago
- Implementation of NeurIPS 2021 paper "On Joint Learning for Solving Placement and Routing in Chip Design" & NeurIPS 2022 paper "The Polic…☆195Updated 3 months ago
- ☆24Updated 3 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆14Updated 3 weeks ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆21Updated last year
- GPU-based logic synthesis tool☆65Updated 2 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆125Updated last year
- Timing prediction dataset download and instructions.☆11Updated last year
- ☆45Updated 3 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated 10 months ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆16Updated 10 months ago
- The release for ICML 2023 paper☆29Updated 3 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆92Updated 2 months ago
- ☆9Updated 2 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆16Updated last week
- Awesome machine learning for logic synthesis☆23Updated 2 years ago
- ☆14Updated 3 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆9Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆58Updated 3 weeks ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆17Updated 2 years ago
- ☆33Updated 8 months ago
- DATC Robust Design Flow.☆37Updated 4 years ago