xrouting / xroute_envLinks
RL environment for detailed routing.
☆46Updated 7 months ago
Alternatives and similar repositories for xroute_env
Users that are interested in xroute_env are comparing it to the libraries listed below
Sorting:
- Applying Deep Q-learning for Global Routing☆129Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- ☆16Updated last year
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆267Updated last month
- Simple Python interface for ABC☆23Updated 2 years ago
- ☆57Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆61Updated last month
- The release for ICML 2023 paper☆48Updated last year
- ☆11Updated 2 years ago
- ☆32Updated 4 years ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆176Updated last year
- ☆15Updated 2 years ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- ☆66Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Updated 2 years ago
- ☆22Updated 5 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆43Updated last month
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆136Updated 2 months ago
- ☆31Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- VLSI EDA Global Router☆75Updated 7 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year