☆32Jun 7, 2025Updated last year
Alternatives and similar repositories for SRDA
Users that are interested in SRDA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 10 months ago
- ☆10Jan 15, 2023Updated 3 years ago
- End-to-end benchmark for AI-generated GPU kernels, drawn from real production traces — turn a PyTorch reference into a DSL kernel (Triton…☆27Updated this week
- Attention in SRAM on Tenstorrent Grayskull☆38Jul 18, 2024Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆19Oct 27, 2024Updated last year
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- ☆15May 23, 2024Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jul 30, 2026Updated 3 weeks ago
- 七夕孤寡助手☆13Aug 7, 2021Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tile-based language built for AI computation across all scales☆188Updated this week
- [NeurIPS'25] KVCOMM: Online Cross-context KV-cache Communication for Efficient LLM-based Multi-agent Systems☆18Nov 1, 2025Updated 9 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Dec 21, 2020Updated 5 years ago
- ☆27Mar 31, 2026Updated 4 months ago
- ☆13Sep 19, 2024Updated last year
- COFFA: A Co-Design Framework for Fused-Grained Reconfigurable Archietcture☆15Apr 7, 2026Updated 4 months ago
- 💻 C++ 由简及繁，学习历程☆13Nov 1, 2021Updated 4 years ago
- ☆11Nov 2, 2017Updated 8 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆16Mar 21, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- Example of using pytorch's open device registration API☆31Oct 14, 2022Updated 3 years ago
- Mirror of https://gitcode.com/Ascend/AscendNPU-IR☆48Updated this week
- ☆24Jun 12, 2023Updated 3 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 6 years ago
- A Triton-only attention backend for vLLM☆28Jul 14, 2026Updated last month
- CUDA C simple application for Nvidia's GPU☆11Jun 7, 2022Updated 4 years ago
- Composable and Embeddable Communication Runtime for Distributed AI Services☆101Jun 5, 2026Updated 2 months ago
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆17Apr 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MLIR-based Compiler for CGRA SoC☆18Aug 13, 2026Updated 2 weeks ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- RISC-V Integrated Matrix Development Repository☆26Updated this week
- 记录一下夏季学期计算机设计与实 践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- ☆65Apr 26, 2025Updated last year
- a simple API to use CUPTI☆10Aug 19, 2025Updated last year
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 6 years ago