Network Development Kit (NDK) for FPGA cards with example application
☆89Updated this week
Alternatives and similar repositories for ndk-fpga
Users that are interested in ndk-fpga are comparing it to the libraries listed below
Sorting:
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated last week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- ESnet SmartNIC hardware design repository.☆61Updated this week
- Always wanted to write performant P4 based networking application in Go but don't know where to start? Then this is the place to get to. …☆18Feb 24, 2023Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆449Updated this week
- ☆25Apr 4, 2025Updated 10 months ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 3 years ago
- Generating P4 Code for the Application Layer☆15Sep 27, 2023Updated 2 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- CDA Telemetry Demodulator for GOES-16☆12Dec 28, 2021Updated 4 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆197Feb 3, 2026Updated 3 weeks ago
- ☆15Apr 18, 2023Updated 2 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- ☆15May 23, 2024Updated last year
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Ideas for P4 Projects.☆14Sep 18, 2024Updated last year
- Loopbacks for Linux: this drivers adds more loopback networks to Linux system. It fixes dummy interface issue with VRFs☆16Feb 9, 2024Updated 2 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆63Nov 7, 2025Updated 3 months ago
- A P4 compiler☆135Updated this week
- ☆16Sep 29, 2021Updated 4 years ago
- ☆18Nov 1, 2021Updated 4 years ago
- P4 formalization using Ott and HOL4☆15Feb 17, 2026Updated last week
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated last week
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- Open Logic FPGA Standard Library☆880Updated this week
- ☆37Feb 19, 2026Updated last week
- ☆18Oct 5, 2020Updated 5 years ago
- Converts an Infiniband topology file to graphviz dot format or slurm topology.conf format☆17Feb 2, 2026Updated 3 weeks ago
- ☆20Sep 26, 2025Updated 5 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year