CESNET / ndk-fpga
Network Development Kit (NDK) for FPGA cards with example application
☆45Updated this week
Alternatives and similar repositories for ndk-fpga:
Users that are interested in ndk-fpga are comparing it to the libraries listed below
- Verilog PCI express components☆21Updated last year
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆33Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆60Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- Open source ISS and logic RISC-V 32 bit project☆41Updated 2 months ago
- Network packet parser generator☆51Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated 3 weeks ago
- Ethernet interface modules for Cocotb☆59Updated last year
- AMD OpenNIC Shell includes the HDL source files☆106Updated 3 weeks ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆89Updated last month
- ☆59Updated 3 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆46Updated last year
- SGMII☆10Updated 10 years ago
- Extensible FPGA control platform☆56Updated last year
- Ethernet switch implementation written in Verilog☆43Updated last year
- TCAM (Ternary Content-Addressable Memory) in Verilog☆43Updated last year
- This repo contains the Limago code☆79Updated 2 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆48Updated 3 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆43Updated 4 years ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated last year
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆15Updated 8 months ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆51Updated last month
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- ☆17Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆69Updated 5 years ago