CESNET / ndk-fpgaLinks
Network Development Kit (NDK) for FPGA cards with example application
☆66Updated last week
Alternatives and similar repositories for ndk-fpga
Users that are interested in ndk-fpga are comparing it to the libraries listed below
Sorting:
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- Verilog PCI express components☆24Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆121Updated this week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- Network packet parser generator☆52Updated 5 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- FPGA tool performance profiling☆102Updated last year
- This repo contains the Limago code☆87Updated 5 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- AMD OpenNIC Shell includes the HDL source files☆127Updated 9 months ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆29Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆106Updated 7 years ago
- This store contains Configurable Example Designs.☆51Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 2 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆66Updated last week
- ESnet SmartNIC hardware design repository.☆58Updated this week
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated 2 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- PCI express simulation framework for Cocotb☆179Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago