Network Development Kit (NDK) for FPGA cards with example application
☆96Jun 22, 2026Updated last week
Alternatives and similar repositories for ndk-fpga
Users that are interested in ndk-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Mar 17, 2026Updated 3 months ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- Testbed for testing NetFlow/IPFIX network monitoring probes. Includes tools for PCAP generation and replay of 1/10/100G network traffic.☆59May 20, 2026Updated last month
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A huge VHDL library for FPGA and digital ASIC development☆467Updated this week
- Always wanted to write performant P4 based networking application in Go but don't know where to start? Then this is the place to get to. …☆18Feb 24, 2023Updated 3 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- ESnet SmartNIC hardware design repository.☆66Jun 18, 2026Updated last week
- A P4 compiler☆137Updated this week
- P4 formalization using Ott and HOL4☆19Updated this week
- An experimental project to bring MLIR to P4C.☆14Jun 22, 2026Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆212Jun 22, 2026Updated last week
- Ideas for P4 Projects.☆15Sep 18, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆37Apr 10, 2026Updated 2 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆68Jun 11, 2026Updated 2 weeks ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 9 months ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated last month
- ☆13Dec 10, 2022Updated 3 years ago
- ☆16May 23, 2024Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆89Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 3 months ago
- Open Logic FPGA Standard Library☆973Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- ☆20Jun 10, 2026Updated 2 weeks ago
- Native In-Kernel P4-programmable Software Switch for Software-Defined Networking (previously PSA-eBPF)☆49Nov 24, 2025Updated 7 months ago
- ☆19Oct 5, 2020Updated 5 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆77Feb 18, 2026Updated 4 months ago
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆66Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 8 months ago
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- Style guide enforcement for VHDL☆245Jun 19, 2026Updated last week
- DSSS Wireless transmit-receive system in VHDL☆14Dec 19, 2017Updated 8 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆18Aug 7, 2018Updated 7 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago