takeshineshiro / fpga_fibre_scanView external linksLinks
本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取固件的信息状态描述后，通过上电复位或者手动复位，通过串口发送0X55给上位机，表明链路打通，一次握手成功。 2. 超声波发射与AD数据接收：在收到上位机通过串口发送的0X02指令后，开启（START），发送超声方波信号，（注：该START信号在处理过程被改变成包络信号）因为只是单阵元，所以就没有接收延迟聚焦的问题，但有皮肤表皮的客观实际和单阵元回波的时间消耗，所以在等到C_CORDIC_DELAY（1000）后，才开…
☆29Nov 9, 2015Updated 10 years ago
Alternatives and similar repositories for fpga_fibre_scan
Users that are interested in fpga_fibre_scan are comparing it to the libraries listed below
Sorting:
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- 嵌入式最小驱动程序框架☆11Jun 11, 2017Updated 8 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- Ultrasound Project for Emboliedetection☆13Nov 10, 2015Updated 10 years ago
- 链表 栈 队列 二叉树 前序遍历 中序遍历 后续遍历 层序遍历 递归实现 循环实现 查找算法 顺序查找 二分查找 二叉排序树☆12May 4, 2017Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Mar 15, 2022Updated 3 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Aug 7, 2021Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- Triple Modular Redundancy☆28Sep 4, 2019Updated 6 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Dec 3, 2025Updated 2 months ago
- ☆14Mar 12, 2019Updated 6 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- awtk port for sylixos☆12Mar 8, 2020Updated 5 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 8 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆41Jun 22, 2021Updated 4 years ago
- CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.☆81Apr 27, 2016Updated 9 years ago
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆17Jul 2, 2017Updated 8 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- C语言版的STL，包含set,list,map等基本数据结构和算法☆47Jan 23, 2016Updated 10 years ago
- 插上usb变成一个普通的移动u盘，将带升级的应用文件加密后丢进u盘，断电完成升级☆18Dec 4, 2016Updated 9 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated this week