takeshineshiro / fpga_fibre_scanLinks
本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取固件的信息状态描述后,通过上电复位或者手动复位,通过串口发送0X55给上位机,表明链路打通,一次握手成功。 2. 超声波发射与AD数据接收:在收到上位机通过串口发送的0X02指令后,开启(START),发送超声方波信号,(注:该START信号在处理过程被改变成包络信号)因为只是单阵元,所以就没有接收延迟聚焦的问题,但有皮肤表皮的客观实际和单阵元回波的时间消耗,所以在等到C_CORDIC_DELAY(1000)后,才开…
☆29Updated 10 years ago
Alternatives and similar repositories for fpga_fibre_scan
Users that are interested in fpga_fibre_scan are comparing it to the libraries listed below
Sorting:
- 软件无线电,使用FPGA进行正交解调。☆23Updated 6 years ago
- minimal code to access ps DDR from PL☆21Updated 6 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- Open source zynq platform☆18Updated 7 years ago
- ☆20Updated 4 years ago
- ☆34Updated 4 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆15Updated 4 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆32Updated 5 years ago
- zynqmp_cam_isp_demo linux软件项目☆21Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- 标准视频时序生成器☆10Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- Testbenches for HDL projects☆22Updated this week
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆60Updated 11 months ago
- ☆32Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆81Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last year
- an sata controller using smallest resource.☆17Updated 11 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- SPI通信实现FLASH读写☆16Updated 5 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 10 years ago
- FIR,FFT based on Verilog☆14Updated 8 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆22Updated 6 years ago
- turbo 8051☆29Updated 8 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- 基于USB2.0 的数据采集卡☆20Updated 6 years ago
- fpga jtag hardware☆26Updated 2 years ago