takeshineshiro / fpga_fibre_scanLinks
本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取固件的信息状态描述后,通过上电复位或者手动复位,通过串口发送0X55给上位机,表明链路打通,一次握手成功。 2. 超声波发射与AD数据接收:在收到上位机通过串口发送的0X02指令后,开启(START),发送超声方波信号,(注:该START信号在处理过程被改变成包络信号)因为只是单阵元,所以就没有接收延迟聚焦的问题,但有皮肤表皮的客观实际和单阵元回波的时间消耗,所以在等到C_CORDIC_DELAY(1000)后,才开…
☆26Updated 9 years ago
Alternatives and similar repositories for fpga_fibre_scan
Users that are interested in fpga_fibre_scan are comparing it to the libraries listed below
Sorting:
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- ☆15Updated 3 years ago
- Open source zynq platform☆18Updated 7 years ago
- ☆20Updated 4 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 6 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 2 months ago
- SEA-S7_gesture recognition☆16Updated 4 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- AD7606 driver verilog☆41Updated 6 years ago
- Testbenches for HDL projects☆18Updated this week
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- 基于USB2.0 的数据采集卡☆19Updated 6 years ago
- USB2.0 Verilog☆17Updated 6 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆10Updated 7 years ago
- 基于FPGA的FFT☆17Updated 6 years ago
- Xilinx IP repository☆13Updated 7 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Updated 8 years ago
- turbo 8051☆29Updated 7 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Updated 11 years ago
- Imaging application using MIPI and DisplayPort to process image☆24Updated 5 years ago
- Simple mono FM Radio.☆48Updated 8 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 10 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago