takeshineshiro / fpga_fibre_scan
本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取固件的信息状态描述后,通过上电复位或者手动复位,通过串口发送0X55给上位机,表明链路打通,一次握手成功。 2. 超声波发射与AD数据接收:在收到上位机通过串口发送的0X02指令后,开启(START),发送超声方波信号,(注:该START信号在处理过程被改变成包络信号)因为只是单阵元,所以就没有接收延迟聚焦的问题,但有皮肤表皮的客观实际和单阵元回波的时间消耗,所以在等到C_CORDIC_DELAY(1000)后,才开…
☆25Updated 9 years ago
Alternatives and similar repositories for fpga_fibre_scan:
Users that are interested in fpga_fibre_scan are comparing it to the libraries listed below
- ☆14Updated 3 years ago
- ☆19Updated 4 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆20Updated 6 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Open source zynq platform☆18Updated 6 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- USB 1.1 PHY☆10Updated 10 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 9 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last week
- FPGA纯逻辑实现modbus通信☆17Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- an sata controller using smallest resource.☆15Updated 11 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆29Updated 10 years ago
- 基于USB2.0 的数据采集卡☆17Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- PID controller with FPGA hardware☆18Updated 5 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆54Updated last month
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆12Updated 3 years ago
- 基于FPGA的FFT☆13Updated 6 years ago
- ☆16Updated 5 years ago
- SPI通信实现FLASH读写☆13Updated 5 years ago
- Xilinx IP repository☆13Updated 6 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago