本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取固件的信息状态描述后，通过上电复位或者手动复位，通过串口发送0X55给上位机，表明链路打通，一次握手成功。 2. 超声波发射与AD数据接收：在收到上位机通过串口发送的0X02指令后，开启（START），发送超声方波信号，（注：该START信号在处理过程被改变成包络信号）因为只是单阵元，所以就没有接收延迟聚焦的问题，但有皮肤表皮的客观实际和单阵元回波的时间消耗，所以在等到C_CORDIC_DELAY（1000）后，才开…
☆31Nov 9, 2015Updated 10 years ago
Alternatives and similar repositories for fpga_fibre_scan
Users that are interested in fpga_fibre_scan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- ☆20Oct 11, 2023Updated 2 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- C++ Static library interfacing ublox GNSS receivers using the M8 UBX protocol☆12Mar 4, 2016Updated 10 years ago
- ☆12Mar 9, 2018Updated 8 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Triple Modular Redundancy☆31Sep 4, 2019Updated 6 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- 嵌入式最小驱动程序框架☆11Jun 11, 2017Updated 9 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆44Jun 22, 2021Updated 5 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.☆86Apr 27, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆68Mar 15, 2022Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆35Aug 7, 2021Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆21Apr 12, 2023Updated 3 years ago
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆16Jul 2, 2017Updated 9 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 9 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆14Jan 3, 2022Updated 4 years ago
- 一套震动监测系统，功能有用户管理，串口接收，Mysql存储，实时波形，历史报表☆16May 30, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆20Nov 16, 2021Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆68Oct 20, 2022Updated 3 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Chisel NVMe controller☆29Nov 24, 2022Updated 3 years ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated last year
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆72Aug 7, 2023Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Network Tap based on the ZedBoard and Ethernet FMC☆15Jun 23, 2026Updated 2 weeks ago
- ☆14Mar 12, 2019Updated 7 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆69Feb 13, 2025Updated last year
- AWR1443 mmWave Demo 源码分析☆18Mar 3, 2018Updated 8 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Updated this week
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- 插上usb变成一个普通的移动u盘，将带升级的应用文件加密后丢进u盘，断电完成升级☆18Dec 4, 2016Updated 9 years ago