本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取固件的信息状态描述后，通过上电复位或者手动复位，通过串口发送0X55给上位机，表明链路打通，一次握手成功。 2. 超声波发射与AD数据接收：在收到上位机通过串口发送的0X02指令后，开启（START），发送超声方波信号，（注：该START信号在处理过程被改变成包络信号）因为只是单阵元，所以就没有接收延迟聚焦的问题，但有皮肤表皮的客观实际和单阵元回波的时间消耗，所以在等到C_CORDIC_DELAY（1000）后，才开…
☆32Nov 9, 2015Updated 10 years ago
Alternatives and similar repositories for fpga_fibre_scan
Users that are interested in fpga_fibre_scan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 11 years ago
- Ultrasound Project for Emboliedetection☆14Nov 10, 2015Updated 10 years ago
- ☆20Oct 11, 2023Updated 3 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆17Jul 2, 2017Updated 9 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- ☆14Feb 19, 2021Updated 5 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 7 years ago
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 9 years ago
- ☆14Mar 9, 2018Updated 8 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- [Qt工具] 字符串加密工具，有 AES、Base64+XOR 两种。☆11Jul 15, 2019Updated 7 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆70Oct 20, 2022Updated 4 years ago
- 嵌入式最小驱动程序框架☆11Jun 11, 2017Updated 9 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 6 years ago
- Triple Modular Redundancy☆33Sep 4, 2019Updated 7 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆70Feb 13, 2025Updated last year
- ☆10May 3, 2022Updated 4 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆15Mar 28, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆47Jun 22, 2021Updated 5 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- use cuda 7.5 tookit , visual studio 2013 , opencv 2.4.9 , nivdia GTX750 ti platform . using cuda speed the ultrasound elastogr…☆13Aug 11, 2016Updated 10 years ago
- zynq7000 + ad936x Transeciver☆15Jun 8, 2026Updated 4 months ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- Learn more from Makeblock official website http://www.makeblock.com —☆21Apr 18, 2017Updated 9 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆31Mar 9, 2023Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆37Aug 7, 2021Updated 5 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- 插上usb变成一个普通的移动u盘，将带升级的应用文件加密后丢进u盘，断电完成升级☆18Dec 4, 2016Updated 9 years ago
- FPGAandLAN☆31Jun 13, 2021Updated 5 years ago
- FPGA mandelbrot accelerator via high speed/super speed USB☆14Apr 6, 2023Updated 3 years ago