takeshineshiro / fpga_fibre_scan
本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取固件的信息状态描述后,通过上电复位或者手动复位,通过串口发送0X55给上位机,表明链路打通,一次握手成功。 2. 超声波发射与AD数据接收:在收到上位机通过串口发送的0X02指令后,开启(START),发送超声方波信号,(注:该START信号在处理过程被改变成包络信号)因为只是单阵元,所以就没有接收延迟聚焦的问题,但有皮肤表皮的客观实际和单阵元回波的时间消耗,所以在等到C_CORDIC_DELAY(1000)后,才开…
☆25Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for fpga_fibre_scan
- ☆13Updated 3 years ago
- Open source zynq platform☆17Updated 6 years ago
- ☆12Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆11Updated 5 years ago
- SEA-S7_gesture recognition☆14Updated 4 years ago
- 软件无线电,使用FPGA进行正交解调。☆18Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- an sata controller using smallest resource.☆15Updated 10 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆36Updated 2 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆15Updated last year
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 8 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated 3 months ago
- OscillatorIMP ecosystem FPGA IP sources☆25Updated 2 weeks ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆22Updated 4 years ago
- hdmi-ts Project☆13Updated 7 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆54Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- FIR,FFT based on Verilog☆13Updated 6 years ago
- ☆13Updated last year
- Xilinx IP repository☆13Updated 6 years ago
- SPI通信实现FLASH读写☆13Updated 4 years ago
- ☆23Updated 11 months ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆12Updated 9 years ago
- 基于FPGA的FFT☆12Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago