A simple (audio) synthesizer on the iCEBreaker FPGA.
☆27Jan 26, 2020Updated 6 years ago
Alternatives and similar repositories for icebreaker-synth
Users that are interested in icebreaker-synth are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 4 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆28Apr 19, 2022Updated 4 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated last year
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 7 months ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆25Jan 16, 2019Updated 7 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆27May 11, 2026Updated 3 months ago
- FPGA Odysseus with ULX3S☆74Nov 1, 2023Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆33May 15, 2023Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 7 months ago
- This repository contains icebreaker examples for migen.☆12May 24, 2026Updated 3 months ago
- ☆17Apr 7, 2022Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆19Oct 7, 2025Updated 10 months ago
- 3D games console based on RP2040 and iCE40 UP5k☆50Feb 14, 2021Updated 5 years ago
- Record and playback a terminal session☆15Feb 4, 2013Updated 13 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- 10hp slider peaks☆13May 1, 2021Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- GsD style kicad Libraries☆10Apr 4, 2020Updated 6 years ago
- ☆31Aug 6, 2021Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- All CPU and MCU documentation in one place☆16Oct 25, 2016Updated 9 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 4 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated 2 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆18Apr 3, 2025Updated last year
- Project to make an Eurorack version of "Scoppy" oscilloscope that works with Raspberry pi pico and Android phone.☆11Jan 14, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Conway's Game of Life implemented with the Linux framebuffer☆10Dec 28, 2014Updated 11 years ago
- Bluetooth "TOMU" board☆16Apr 4, 2023Updated 3 years ago
- ☆33Jun 23, 2026Updated 2 months ago
- An SDR for Raspberry Pi☆36Jul 19, 2020Updated 6 years ago
- Example Verilog code for Ulx3s☆45May 5, 2022Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago