BerkeleyLab / ZestLinks
Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs
☆11Updated 7 months ago
Alternatives and similar repositories for Zest
Users that are interested in Zest are comparing it to the libraries listed below
Sorting:
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆19Updated 3 years ago
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆28Updated 3 weeks ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆12Updated last year
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆26Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Updated 11 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- PID controller with FPGA hardware☆19Updated 5 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- A repository of information and source files for toolflow-supported hardware☆31Updated 2 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- VHDL functional blocks with their simulations and test sequences☆21Updated this week
- migen + misoc + redpitaya = digital servo☆40Updated 6 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- Small footprint and configurable JESD204B core☆44Updated last month
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- ☆19Updated 2 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆9Updated 4 years ago
- The implementation of AD9371 on KC705☆20Updated 2 weeks ago
- ☆19Updated 10 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last week
- LiteX based FPGA gateware for Thunderscope.☆21Updated last month
- 4-Layer XC7Z010 DDR3 Layout☆17Updated 3 years ago