f32c / toolsLinks
ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
☆22Updated 2 weeks ago
Alternatives and similar repositories for tools
Users that are interested in tools are comparing it to the libraries listed below
Sorting:
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- CRUVI Standard Specifications☆19Updated last year
- Cross compile FPGA tools☆21Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- A low cost FPGA development board for absolute newbies☆18Updated 6 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆71Updated last month
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago