jmoles / keccak-verilog
A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.
☆9Updated 3 years ago
Alternatives and similar repositories for keccak-verilog:
Users that are interested in keccak-verilog are comparing it to the libraries listed below
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆342Updated 3 months ago
- A demo system for Ibex including debug support and some peripherals☆60Updated 4 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- ☆38Updated 3 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆38Updated 7 years ago
- ☆130Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆131Updated this week
- SystemVerilog Tutorial☆120Updated this week
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆10Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- Pipeline FFT Implementation in Verilog HDL☆92Updated 5 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆144Updated last month
- ☆105Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆86Updated 2 years ago
- Practice exercises for SystemVerilog, UVM ..☆19Updated 4 years ago
- Advanced encryption standard implementation in verilog.☆28Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 9 months ago
- 10G Low Latency Ethernet☆47Updated last year
- This repo provide an index of VLSI content creators and their materials☆140Updated 5 months ago
- Architectural design of data router in verilog☆28Updated 5 years ago
- ☆16Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆31Updated 2 years ago
- Static Timing Analysis Full Course☆46Updated 2 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆156Updated last year
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆53Updated 2 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆48Updated 2 years ago