jmoles / keccak-verilogLinks
A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.
☆13Updated last month
Alternatives and similar repositories for keccak-verilog
Users that are interested in keccak-verilog are comparing it to the libraries listed below
Sorting:
- A demo system for Ibex including debug support and some peripherals☆85Updated last month
- SystemVerilog Tutorial☆185Updated 3 weeks ago
- ☆44Updated 2 years ago
- ☆170Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆127Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆126Updated 3 years ago
- ☆103Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆17Updated last year
- ☆242Updated 2 weeks ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆21Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆75Updated 4 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆119Updated 2 months ago
- An overview of TL-Verilog resources and projects☆82Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆192Updated 2 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆114Updated 11 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆95Updated 6 months ago
- 2D Systolic Array Multiplier☆23Updated last year
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- Practice exercises for SystemVerilog, UVM ..☆26Updated 5 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆402Updated last week
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆27Updated 11 months ago
- Unit testing for cocotb☆165Updated 3 weeks ago
- 100 Days of RTL☆403Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- ☆183Updated 4 years ago