A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.
☆13Nov 1, 2025Updated 4 months ago
Alternatives and similar repositories for keccak-verilog
Users that are interested in keccak-verilog are comparing it to the libraries listed below
Sorting:
- Fixed point math library for SystemVerilog☆40Nov 14, 2024Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- ☆12Jan 13, 2022Updated 4 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated last week
- This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!☆11Nov 20, 2022Updated 3 years ago
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 2 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆12Mar 28, 2022Updated 3 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 3 months ago
- OmiseGO node on Tendermint.☆14Mar 27, 2018Updated 7 years ago
- ☆13Feb 8, 2022Updated 4 years ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- Adversarial driving simulator for testing safety validation algorithms☆15Jun 13, 2021Updated 4 years ago
- Contains HDL code for the PQC Key Encapsulation Mechanism BIKE☆22May 5, 2024Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Situation Coverage-based AV-Testing Framework in CALRA☆14Mar 30, 2023Updated 2 years ago
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆18Dec 18, 2025Updated 2 months ago
- This is a simulation of an OS Memory Management Unit (MMU), including simulations of the virtual memory, backing store, page table, and T…☆13Mar 27, 2018Updated 7 years ago
- The power of posix_spawn in your shell.☆12Sep 18, 2022Updated 3 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- Generate and tune custom architectures for sparse linear algebra☆15Jan 20, 2018Updated 8 years ago
- ☆23Dec 8, 2025Updated 3 months ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- How to do callbacks in C++11.☆14Sep 1, 2015Updated 10 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- Repo for STM32F411x based Black Pill Development Board☆23Jul 11, 2024Updated last year
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 9 months ago
- Simple UART API implementation on top of ST's USB CDC library for STM32 (USB Virtual COM Port)☆18Jun 13, 2022Updated 3 years ago
- Regression Test Selection to dynamically select impacted regression tests necessary to run per file changes, for Robot Framework.☆16Dec 4, 2025Updated 3 months ago
- A Python parser combinator and formatter combinator library that's fast, easy to use, and provides informative error messages☆37Dec 9, 2022Updated 3 years ago
- SHA3 (KECCAK)☆18Jul 17, 2014Updated 11 years ago
- Adapts your Neovim background to your system's light/dark mode prefrence.☆16Aug 6, 2022Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- This is a simple python based OSINT Tool for Instagram☆22May 14, 2023Updated 2 years ago
- ☆16Sep 2, 2024Updated last year