jmoles / keccak-verilogLinks
A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.
☆10Updated 4 years ago
Alternatives and similar repositories for keccak-verilog
Users that are interested in keccak-verilog are comparing it to the libraries listed below
Sorting:
- SystemVerilog Tutorial☆166Updated 3 months ago
- ☆43Updated 2 years ago
- A demo system for Ibex including debug support and some peripherals☆76Updated 2 months ago
- Practice exercises for SystemVerilog, UVM ..☆24Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆14Updated last year
- ☆164Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆62Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- ☆15Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆383Updated 5 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆22Updated this week
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆177Updated 2 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- AXI interface modules for Cocotb☆278Updated last year
- ☆94Updated 11 months ago
- Implementation of RISC-V RV32I☆21Updated 3 years ago
- ☆47Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- An overview of TL-Verilog resources and projects☆81Updated 5 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year