A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.
☆14Apr 8, 2026Updated last month
Alternatives and similar repositories for keccak-verilog
Users that are interested in keccak-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Jan 13, 2022Updated 4 years ago
- OmiseGO node on Tendermint.☆14Mar 27, 2018Updated 8 years ago
- Fixed point math library for SystemVerilog☆43Nov 14, 2024Updated last year
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- ☆26Dec 8, 2025Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- ☆13Feb 8, 2022Updated 4 years ago
- The power of posix_spawn in your shell.☆12Sep 18, 2022Updated 3 years ago
- Contains HDL code for the PQC Key Encapsulation Mechanism BIKE☆25May 5, 2024Updated 2 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Adversarial driving simulator for testing safety validation algorithms☆15Jun 13, 2021Updated 4 years ago
- Direct Access Memory for MPSoC☆13May 20, 2026Updated last week
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆15Jun 7, 2022Updated 3 years ago
- Demo project for PistonDevelopers/skeletal_animation☆22Nov 14, 2023Updated 2 years ago
- How to do callbacks in C++11.☆14Sep 1, 2015Updated 10 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆40Mar 28, 2022Updated 4 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- A deep learning library written in Rust☆17Jul 15, 2020Updated 5 years ago
- Concurrent wrapper for "any" object. All calls to the public API of the object are executed asynchronously in FIFO order.☆23Sep 21, 2020Updated 5 years ago
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 11 months ago
- Simple UART API implementation on top of ST's USB CDC library for STM32 (USB Virtual COM Port)☆18Jun 13, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆18May 22, 2026Updated last week
- ☆26Feb 20, 2024Updated 2 years ago
- ☆11Jun 9, 2022Updated 3 years ago
- A Python parser combinator and formatter combinator library that's fast, easy to use, and provides informative error messages☆37Dec 9, 2022Updated 3 years ago
- Situation Coverage-based AV-Testing Framework in CALRA☆14Mar 30, 2023Updated 3 years ago
- Repo for STM32F411x based Black Pill Development Board☆25Jul 11, 2024Updated last year
- SQISign: Short Quaternion and Isogeny Signature – C implementation based on PARI/GP (obsolete implementation)☆27Feb 23, 2023Updated 3 years ago
- MASCAB: a Micro-Architectural Side-Channel Attack Bibliography☆42Sep 7, 2018Updated 7 years ago
- ☆23Jul 3, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VSCode extension for enhancing verilog☆25Apr 27, 2024Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Various frequency counter implementations☆19Feb 11, 2023Updated 3 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21May 28, 2018Updated 8 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆21May 19, 2026Updated last week
- This is a simple python based OSINT Tool for Instagram☆25May 14, 2023Updated 3 years ago