A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.
☆15Apr 8, 2026Updated 6 months ago
Alternatives and similar repositories for keccak-verilog
Users that are interested in keccak-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆20Apr 18, 2022Updated 4 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- ☆12Jan 13, 2022Updated 4 years ago
- The power of posix_spawn in your shell.☆12Sep 18, 2022Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FIPS 202 compliant SHA-3 core in Verilog☆26Oct 8, 2020Updated 6 years ago
- Adversarial driving simulator for testing safety validation algorithms☆15Jun 13, 2021Updated 5 years ago
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- SIMON and SPECK, the two lightweight block ciphers designed by the researchers from NSA☆24Jul 12, 2013Updated 13 years ago
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated 2 months ago
- Fixed point math library for SystemVerilog☆45Nov 14, 2024Updated last year
- ☆19Nov 8, 2024Updated last year
- ☆13Jun 9, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- Simple UART API implementation on top of ST's USB CDC library for STM32 (USB Virtual COM Port)☆18Jun 13, 2022Updated 4 years ago
- ☆26Feb 20, 2024Updated 2 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- Datasets from CHES papers on random delays☆14Apr 13, 2021Updated 5 years ago
- Situation Coverage-based AV-Testing Framework in CALRA☆14Mar 30, 2023Updated 3 years ago
- SQISign: Short Quaternion and Isogeny Signature – C implementation based on PARI/GP (obsolete implementation)☆27Feb 23, 2023Updated 3 years ago
- ☆25Jul 3, 2024Updated 2 years ago
- ☆14Jul 13, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is one of the first approaches to an LTE Simulink model that was developed in the world, back in 2013. It is based on Turbo Coding,…☆12Nov 1, 2017Updated 8 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Belfort FPGA acceleration for TFHE-rs; for demo use on AWS☆29Mar 25, 2026Updated 6 months ago
- Secure AES128 Encryption Implementation for ATmega8515☆37Feb 15, 2021Updated 5 years ago
- A 5-stage pipelined, rv32i core with branch prediction and hazard detection☆15Dec 11, 2025Updated 10 months ago
- SHA3 (KECCAK)☆21Jul 17, 2014Updated 12 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An evolving Post-Quantum Cryptography (PQC) RISC-V extension architecture.☆21Oct 7, 2026Updated last week
- Python Plays GTA V Reboot☆17May 5, 2022Updated 4 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- ☆27Nov 2, 2017Updated 8 years ago
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆24Updated this week
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆17Jul 28, 2023Updated 3 years ago
- Characterizer☆39Aug 26, 2026Updated last month