2cc2ic / Motion-Detection-System-Based-On-Background-ReconstructionView external linksLinks
This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to build a DMA based image data cache transmission system. On this basis, Verilog HDL was used to design the axi4-stream interface based IP core for image processing, so as to build a high real-time moving target det…
☆44Feb 17, 2019Updated 6 years ago
Alternatives and similar repositories for Motion-Detection-System-Based-On-Background-Reconstruction
Users that are interested in Motion-Detection-System-Based-On-Background-Reconstruction are comparing it to the libraries listed below
Sorting:
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 6 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 4 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车 部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- ☆32Jan 23, 2021Updated 5 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated last year
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- ☆28Jul 9, 2025Updated 7 months ago
- 一种基于FPGA平台的实时视频去雾系统项目代码，其中bit流文件可以直接下载到PYNQ-Z2开发板上，通过usb和hdmi设备输入有雾视频，将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。☆21Nov 24, 2019Updated 6 years ago
- FPGA实现动态图像识别☆23Jul 31, 2020Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 6 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆137Oct 25, 2021Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago
- 集成电路设计大赛ARM杯作品，获得2021年ARM企业杯☆16Sep 26, 2021Updated 4 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- ☆27Feb 5, 2020Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆74Mar 21, 2024Updated last year
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆61Jan 29, 2019Updated 7 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- Documents for ARM☆35May 8, 2025Updated 9 months ago
- ☆34Mar 10, 2021Updated 4 years ago
- 帧差法运动目标检测，基于ZYNQ7020☆82Jul 9, 2021Updated 4 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Oct 4, 2024Updated last year
- This is just for Takk_Zynq_Labs test.☆27Jan 14, 2022Updated 4 years ago