Alternatives and similar repositories for ImageStitcherFAST

Users that are interested in ImageStitcherFAST are comparing it to the libraries listed below

• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆29Updated 2 years ago
• jamesrivas / FPGA_Stereo_Depth_Map
  ☆23Updated 11 years ago
• yangjl-cs / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆81Updated 3 years ago
• bxinquan / zynqmp_cam_isp_demo
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆102Updated 2 years ago
• AugustinJose1221 / FPGA-Build
  A novel architectural design for stitching video streams in real-time on an FPGA.
  ☆131Updated 4 years ago
• zhutmost / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆30Updated 6 years ago
• bxinquan / nios2_cam_isp_demo
  基于verilog实现了ISP图像处理IP(Altera EP4CE6)
  ☆21Updated 3 years ago
• Xilinx / xfopencv
  ☆338Updated 5 years ago
• cxdzyq1110 / posture_recognition_CNN
  To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…
  ☆54Updated 7 years ago
• AugustinJose1221 / Video-Stitching
  ☆31Updated 4 years ago
• brianwchh / zynq-VDMA-driver-StereoVisionApp
  ☆14Updated 2 years ago
• jdibenes / zcu102_two_cameras
  ZCU102 two IMX274 camera design.
  ☆11Updated 2 years ago
• mhhai / ImageStitchBasedOnFPGA
  七路图像在FPGA中实现拼接，代码会不断添加进来。
  ☆28Updated 4 years ago
• ISKU / FAST9-Accelerator
  FAST-9 Accelerator for Corner Detection
  ☆38Updated 4 years ago
• openasic-org / xkISP
  xkISP：Xinkai ISP IP Core (HLS)
  ☆289Updated 2 years ago
• Frogwells / fpga_cmos_design
  这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西
  ☆36Updated 7 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆41Updated 11 years ago
• nikkatsa7 / HOG_Zedboard
  A real time Histogram of Oriented Gradients Implementation on FPGA
  ☆32Updated 7 years ago
• BG2BKK / img_process_vhdl
  Image Processing on FPGA using VHDL
  ☆41Updated 11 years ago
• cornell-zhang / facedetect-fpga
  ☆46Updated 5 years ago
• suntodai / FPGA_image_processing
  Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image
  ☆72Updated 11 years ago
• marshmallow911 / Binocular-Stereo-Vision-PYNQ
  ☆12Updated 5 years ago
• alan4186 / Hardware-CNN
  A convolutional neural network implemented in hardware (verilog)
  ☆163Updated 8 years ago
• ilaydayaman / CNN_for_SLR
  A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.
  ☆102Updated last year
• wbrueckner / cv2pynq
  Python package which accelerates OpenCV image filtering functions for the PYNQ framework
  ☆48Updated 7 years ago
• stefanomattoccia / SmartCamera
  Smart camera with OV 7670 and Zynq
  ☆45Updated 3 years ago
• HWAC-DL / hwac_object_tracker
  FPGA accelerated TinyYOLO v2 object detection neural network
  ☆74Updated 7 years ago
• mtmd / FPGA_Based_CNN
  FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
  ☆186Updated 8 years ago
• t-kuha / sdsoc
  SDSoC example projects
  ☆13Updated 4 years ago
• eepro-bt / documents
  文档编写
  ☆13Updated 5 years ago