WzyNoEmo / video-capture-and-process
This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input capture, video stitching, FPGA-PC communication.
☆13Updated last year
Related projects: ⓘ
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆37Updated 9 months ago
- LMS sound filtering by Verilog☆33Updated 4 years ago
- An AXI DDR3 SDRAM controller for FPGA☆20Updated 8 months ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆23Updated last year
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆26Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆24Updated 5 months ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆18Updated last year
- 2023集创赛紫光同创杯一等奖项目☆56Updated 8 months ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆16Updated 9 months ago
- FFT implement by verilog_测试验证已通过☆47Updated 8 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆59Updated 3 years ago
- fpga跑sobel识别算法☆25Updated 3 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- FPGA图像处理仿真平台☆21Updated 2 years ago
- 基于FPGA进行车牌识别☆50Updated 11 months ago
- Pipeline FFT Implementation in Verilog HDL☆71Updated 5 years ago
- ☆29Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆52Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆157Updated last month
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆108Updated 5 months ago
- Bilinear interpolation realizes image scaling based on FPGA☆18Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆51Updated last month
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆46Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆51Updated last year
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 7 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆27Updated last month
- ☆20Updated last year
- FPGA Technology Exchange Group相关文件管理☆38Updated 9 months ago