This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input capture, video stitching, FPGA-PC communication.
☆18Aug 25, 2023Updated 2 years ago
Alternatives and similar repositories for video-capture-and-process
Users that are interested in video-capture-and-process are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆21Oct 28, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ☆31Jan 23, 2021Updated 5 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆22Jul 13, 2024Updated last year
- ☆33Aug 23, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆43Nov 27, 2022Updated 3 years ago
- video stream scaler based on FPGA and verilog☆19Mar 28, 2024Updated 2 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 3 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆134Oct 25, 2021Updated 4 years ago
- 基于ov5640摄像头的实时显示☆16Jul 29, 2022Updated 3 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated 2 years ago
- Taiwei-3D-Flow☆49Apr 20, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- UESTC-雷达信号产生与处理的设计与验证☆19Jun 6, 2019Updated 7 years ago
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆23Jun 7, 2026Updated last month
- OV5640摄像头驱动及TFT屏幕显示☆18Mar 13, 2019Updated 7 years ago
- Design and implementation of a video decoder on an Altera Cyclone V FPGA board.☆23Jun 6, 2026Updated last month
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 2 years ago
- 基于安路开发板的bayer视频简单处理☆20Aug 8, 2024Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆71Dec 11, 2023Updated 2 years ago
- This project presents a novel approach for J peak detection in Heart-Rate monitoring. The proposed approach employs accelerometers to col…☆10Oct 30, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DeviceIO是一个驱动框架，用于封 装嵌入式HAL驱动，为上层应用提供服务。☆10Jun 1, 2024Updated 2 years ago
- ☆10Feb 16, 2025Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆114Jul 4, 2024Updated 2 years ago
- NeuroRVQ: Multi-Scale Biosignal Tokenization for Generative Foundation Models☆49Jun 30, 2026Updated last week
- Physics-Informed Neural Networks for Cardiovascular Blood Flow Simulations☆24Apr 7, 2025Updated last year
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆37Jan 2, 2024Updated 2 years ago
- my first ever browser game☆10Jun 21, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- Software in MATLAB that show the link budget for free space optics communications between OGS (optical ground station) and satellite (Upl…☆10Jun 7, 2022Updated 4 years ago
- An Elixir library to interface with the MLX90640 Far Infrared Thermal Sensor Array.☆11Sep 27, 2023Updated 2 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- Signal processing library for research on biosignals (heart signals: ECG, PPG, PCG, BCG, inter-beat intervals)☆14May 18, 2019Updated 7 years ago
- Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA☆28Feb 22, 2021Updated 5 years ago