Alternatives and similar repositories for riscemu:

Users that are interested in riscemu are comparing it to the libraries listed below

• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆90Updated this week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆32Updated 2 weeks ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆78Updated last week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• gvsoc / gvsoc
  ☆16Updated last week
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆92Updated this week
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆29Updated last month
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated this week
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆84Updated 5 months ago
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆28Updated 9 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated 2 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆65Updated this week
• bsc-loca / sargantana
  ☆82Updated 10 months ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆71Updated last year
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆40Updated 10 months ago
• riscv / riscv-CMOs
  ☆84Updated 2 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆59Updated 3 months ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆94Updated last month
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• riscv / riscv-bfloat16
  ☆33Updated 7 months ago
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆67Updated this week
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆55Updated 6 months ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆102Updated 10 months ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 10 months ago
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆82Updated 10 months ago
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆43Updated this week
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆31Updated 10 years ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆75Updated 2 weeks ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆20Updated last week