Alternatives and similar repositories for riscemu

Users that are interested in riscemu are comparing it to the libraries listed below

• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆95Updated this week
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆46Updated last year
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆44Updated last month
• riscv / riscv-CMOs
  ☆89Updated 3 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆145Updated last week
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆99Updated 5 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆155Updated 3 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated last week
• wallento / riscv-python-model
  Python Model of the RISC-V ISA
  ☆53Updated 3 years ago
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆38Updated last year
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆101Updated 3 years ago
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆95Updated 3 months ago
• leros-dev / leros
  A Tiny Processor Core
  ☆110Updated 3 weeks ago
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆86Updated last year
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆159Updated 5 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆178Updated 3 months ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆143Updated this week
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆73Updated this week
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆150Updated last year
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆125Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆201Updated this week
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆124Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated 3 weeks ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆113Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 8 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆76Updated this week
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆106Updated 3 months ago