Extendable Translating Instruction Set Simulator
☆43Oct 23, 2026Updated last week
Alternatives and similar repositories for etiss
Users that are interested in etiss are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…☆30Sep 22, 2021Updated 5 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Oct 22, 2026Updated last week
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Oct 22, 2026Updated last week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆107Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- N64 RSP torture test☆17Aug 31, 2024Updated 2 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Oct 23, 2026Updated last week
- generate tflite micro code which bypasses the interpreter (directly calls into kernels)☆81Aug 23, 2022Updated 4 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- spike-vp☆14Feb 5, 2024Updated 2 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Aug 30, 2026Updated 2 months ago
- The ultimate Pebble smartwatch firmware archive☆13May 19, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Computer architecture project : Cache simulator with LRU replacement policy☆12Jul 27, 2021Updated 5 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 5 years ago
- ☆12May 15, 2022Updated 4 years ago
- A growing set of stylized icongraphy drawn for the Rebble project at https://rebble.io. You can request an icon by raising an issue on Gi…☆12Feb 8, 2025Updated last year
- If you L O V E Kali Linux as well as me, this repo is for you!☆13May 17, 2021Updated 5 years ago
- RISC-V Virtual Prototype☆49Oct 1, 2021Updated 5 years ago
- Reflow a PDF file for e-readers like Kindle.☆10Dec 9, 2021Updated 4 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Sandbox for TVM and playing around!☆22Nov 30, 2022Updated 3 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- GNU toolchain for PULP and RISC-V☆14Mar 15, 2025Updated last year
- Demonstration of accelerating GPT-J with DeepSpeed Inference and deploying on AWS SageMaker☆12Apr 25, 2023Updated 3 years ago
- ☆13Aug 24, 2026Updated 2 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 5 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- A tool to compare outputs of `callgrind_annotate` over time.☆10Apr 23, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- OSHW Logo generator, based on Dave's idea (http://www.eevblog.com/forum/blog/eevblog-921-open-source-hardware-problems-solved!/)☆15Apr 24, 2025Updated last year
- Webhook puppet module for executing r10k when git repository is pushed.☆12Apr 13, 2015Updated 11 years ago
- ☆10May 20, 2022Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆114Sep 18, 2021Updated 5 years ago