srimanthtenneti / Hell_Fire_SoC_DemoLinks
☆24Updated 7 months ago
Alternatives and similar repositories for Hell_Fire_SoC_Demo
Users that are interested in Hell_Fire_SoC_Demo are comparing it to the libraries listed below
Sorting:
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆12Updated 2 months ago
- ☆41Updated 3 years ago
- ☆30Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 6 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆22Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- Complete tutorial code.☆20Updated last year
- ☆15Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- ☆17Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆57Updated 2 years ago
- ☆17Updated 3 weeks ago