srimanthtenneti / Hell_Fire_SoC_DemoLinks
☆24Updated 8 months ago
Alternatives and similar repositories for Hell_Fire_SoC_Demo
Users that are interested in Hell_Fire_SoC_Demo are comparing it to the libraries listed below
Sorting:
- ☆41Updated last year
- ☆12Updated 2 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- Complete tutorial code.☆21Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 7 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆26Updated 4 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- 2D Systolic Array Multiplier☆16Updated last year
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 7 months ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆17Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆23Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆14Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month