srimanthtenneti / Hell_Fire_SoC_Demo
☆21Updated 5 months ago
Alternatives and similar repositories for Hell_Fire_SoC_Demo:
Users that are interested in Hell_Fire_SoC_Demo are comparing it to the libraries listed below
- ☆28Updated 11 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 4 months ago
- ☆17Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 7 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- Complete tutorial code.☆17Updated 11 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆22Updated 9 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- ☆10Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆52Updated last year
- ☆13Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated 2 weeks ago
- ☆12Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆40Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆14Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆61Updated last year
- ☆16Updated 8 months ago
- Implementing Different Adder Structures in Verilog☆64Updated 5 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆16Updated 11 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago