srimanthtenneti / Hell_Fire_SoC_Demo
☆14Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for Hell_Fire_SoC_Demo
- ☆26Updated 7 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- ☆39Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆26Updated last year
- APB UVC ported to Verilator☆11Updated 11 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 2 years ago
- ☆16Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆49Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- Verilog Fundamentals Explained for Beginners and Professionals☆18Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆20Updated 4 months ago
- Summer School Week 1 & 2 repo☆11Updated 2 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- Complete tutorial code.☆12Updated 6 months ago
- ☆16Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 6 months ago
- ☆10Updated 3 months ago
- System Verilog BootCamp☆22Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago