andrewandrepowell / VGA_1.0

Related projects: ⓘ

• fpga-soc / mil-std-1553b-soc
  development interface mil-std-1553b for system on chip
  ☆19Updated 6 years ago
• ericgineer / CIC
  A CIC filter implemented in Verilog
  ☆20Updated 9 years ago
• JoseIuri / axi4lite2uart
  This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.
  ☆15Updated 5 years ago
• freecores / uart2spi
  UART To SPI
  ☆15Updated 10 years ago
• CospanDesign / vivado-ip-cores
  IP Cores that can be used within Vivado
  ☆24Updated 3 years ago
• mnasser431998 / bfu_dif_fft_rtl
  The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor
  ☆12Updated last year
• Elphel / eddr3
  mirror of https://git.elphel.com/Elphel/eddr3
  ☆40Updated 6 years ago
• freecores / wb_dma
  WISHBONE DMA/Bridge IP Core
  ☆16Updated 10 years ago
• VideoGPU / FMC_MIPI
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆14Updated last year
• vladniculescu / High-Speed-FPGA-based-Data-Acquisition-System-100MSPS
  ☆16Updated 11 months ago
• SanjayRai / PCIE_AXI_BRIDGE
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆29Updated 8 years ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆32Updated 6 years ago
• frobino / axi_custom_ip_tb
  A testbench for an axi lite custom IP
  ☆22Updated 9 years ago
• hkhajanchi / fpga-pid
  Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
  ☆29Updated 4 years ago
• andrade824 / Verilog-SPI-Master
  A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen
  ☆19Updated 9 years ago
• cterrill26 / FPGA_AudioVisualizer
  Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…
  ☆14Updated 4 years ago
• dineshannayya / yifive_r0
  A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
  ☆17Updated last year
• LariSan / Digilent-Maker
  Code that goes with the Digilent Maker Space projects- to share and improve all code here is shared under the Creative Commons 3.0 Licens…
  ☆20Updated 10 years ago
• enclustra / en_cl_fix
  Fixed-point math library with VHDL, Python and MATLAB support
  ☆18Updated last month
• fengyulin1996 / Verilog-DSP
  FIR，FFT based on Verilog
  ☆13Updated 6 years ago
• mcjtag / axis-uart
  AXI Stream UART (verilog)
  ☆9Updated 4 years ago
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆23Updated 3 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆24Updated 4 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 3 years ago
• nelsoncsc / sv_image
  Reusable image processing modules in SystemVerilog
  ☆33Updated 7 years ago
• RISCV-on-Microsemi-FPGA / SoftConsole
  Eclipse based IDE for RISC-V bare metal software development.
  ☆19Updated 4 years ago
• wnew / hdl_library
  A library of verilog and vhdl modules
  ☆14Updated 5 years ago
• siorpaes / SimpleSoC
  Very simple Cortex-M1 SoC design based on ARM DesignStart
  ☆12Updated 2 years ago
• opalkelly-opensource / SPIFlashController
  An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.
  ☆16Updated 2 years ago
• laurivosandi / hdl
  Collection of hardware description languages writings and code snippets
  ☆26Updated 9 years ago
• hellgate202 / csi2_rx
  MIPI CSI-2 RX
  ☆28Updated 2 years ago