Aashish3970 / MNIST_FPGA
3 layern artificial ANN to recognize handwritten digits and implement in FPGA
☆8Updated 4 years ago
Alternatives and similar repositories for MNIST_FPGA:
Users that are interested in MNIST_FPGA are comparing it to the libraries listed below
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- AXI总线连接器☆96Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆138Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆144Updated 9 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- IC Verification & SV Demo☆52Updated 3 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- 数字IC秋招项目、手撕代码☆34Updated 11 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- SPI interface connect to APB BUS with Verilog HDL☆28Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆49Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- ☆18Updated 5 years ago
- ☆104Updated 4 years ago
- ☆19Updated last year
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆82Updated 5 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆13Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago