Aashish3970 / MNIST_FPGALinks
3 layern artificial ANN to recognize handwritten digits and implement in FPGA
☆8Updated 4 years ago
Alternatives and similar repositories for MNIST_FPGA
Users that are interested in MNIST_FPGA are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆19Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆149Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- AXI总线连接器☆99Updated 5 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆58Updated 3 years ago