Aashish3970 / MNIST_FPGALinks
3 layern artificial ANN to recognize handwritten digits and implement in FPGA
☆8Updated 4 years ago
Alternatives and similar repositories for MNIST_FPGA
Users that are interested in MNIST_FPGA are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- AXI总线连接器☆97Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆148Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- ☆19Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆117Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- Implementation of CNN using Verilog☆217Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同 的计算效率。☆178Updated 7 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago