Aashish3970 / MNIST_FPGALinks
3 layern artificial ANN to recognize handwritten digits and implement in FPGA
☆8Updated 4 years ago
Alternatives and similar repositories for MNIST_FPGA
Users that are interested in MNIST_FPGA are comparing it to the libraries listed below
Sorting:
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- Implementation of CNN using Verilog☆222Updated 7 years ago
- ☆19Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- AMBA bus lecture material☆454Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆190Updated 9 months ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- ☆277Updated last year
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- 数 字IC秋招项目、手撕代码☆36Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- FPGA☆158Updated last year
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- AXI总线连接器☆103Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆115Updated 2 years ago
- Senior Design Project at UW-Madison ECE☆15Updated 2 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆175Updated 7 years ago