msabrishami / DFTLinks
☆11Updated last year
Alternatives and similar repositories for DFT
Users that are interested in DFT are comparing it to the libraries listed below
Sorting:
- ☆175Updated 3 years ago
- ☆28Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Updated 2 years ago
- ☆46Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆128Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆103Updated last year
- A Reconfigurable RISC-V Core for Approximate Computing☆129Updated 8 months ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated 2 months ago
- Basic RISC-V Test SoC☆170Updated 6 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Updated 3 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆145Updated 6 years ago
- A demo system for Ibex including debug support and some peripherals☆84Updated 2 weeks ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆176Updated 2 years ago
- RISC-V Functional ISA Simulator☆19Updated 7 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆187Updated last year
- Fixed Point Math Library for Verilog☆145Updated 11 years ago
- AMBA bus generator including AXI, AHB, and APB☆119Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆120Updated 5 years ago
- ☆15Updated last year
- This is a detailed SystemVerilog course☆136Updated 11 months ago
- SystemVerilog Tutorial☆191Updated 2 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆22Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Updated last year
- Course content for the University of Bristol Design Verification course.☆63Updated 4 months ago