☆12Mar 7, 2024Updated 2 years ago
Alternatives and similar repositories for DFT
Users that are interested in DFT are comparing it to the libraries listed below
Sorting:
- Automatic Test Pattern Generation using PODEM algorithm☆15May 12, 2014Updated 11 years ago
- ☆18Oct 9, 2025Updated 5 months ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆14Jun 18, 2025Updated 9 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆21Feb 28, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 9 years ago
- ☆15Aug 19, 2025Updated 7 months ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆23Apr 20, 2022Updated 3 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 7 months ago
- Development Environment For Arm64, Android and Container☆11Feb 11, 2019Updated 7 years ago
- 集成电路设计大赛ARM杯作品，获得2021年ARM企业杯☆16Sep 26, 2021Updated 4 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Mar 15, 2026Updated last week
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- Convert a raw firmware image to an ELF file.☆14Feb 6, 2019Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆74Updated this week
- 5级流水线MIPS-lite微系统（北京工业大学计组课设）☆10Oct 1, 2021Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- My WIP bin, various interesting open-source work in progress☆11Aug 2, 2021Updated 4 years ago
- Random Codes Related to Reverse Engineering☆10Nov 24, 2022Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆182Aug 30, 2025Updated 6 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Aug 23, 2021Updated 4 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆36Updated this week
- Gm over Id methodology☆38Jun 8, 2022Updated 3 years ago
- Open Source EDK2 GDB Server☆14Jun 19, 2018Updated 7 years ago
- developer portfolio☆15Oct 2, 2025Updated 5 months ago
- Artifacts for CO3: Concolic Co-execution for Firmware☆13Dec 30, 2024Updated last year
- Lab Material for UEFI / EDK II Training☆11Nov 28, 2022Updated 3 years ago
- Download proccedings from DVCon☆23Jun 9, 2021Updated 4 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- ☆13Jul 25, 2024Updated last year
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- ☆15Nov 25, 2024Updated last year