AI-Vector-Accelerator / NN_softwareLinks
☆9Updated 2 years ago
Alternatives and similar repositories for NN_software
Users that are interested in NN_software are comparing it to the libraries listed below
Sorting:
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆16Updated 3 weeks ago
- This repo includes XiangShan's function units☆26Updated last week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆62Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- Pulp virtual platform☆23Updated 2 years ago
- Simple runtime for Pulp platforms☆48Updated this week
- ☆11Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ☆35Updated 10 months ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆13Updated 3 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆12Updated this week
- The multi-core cluster of a PULP system.☆97Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆16Updated last month
- ☆33Updated 2 months ago
- A libgloss replacement for RISC-V that supports HTIF☆37Updated last year
- ☆31Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆17Updated last week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆21Updated 4 years ago