AI-Vector-Accelerator / NN_softwareLinks
☆9Updated 2 years ago
Alternatives and similar repositories for NN_software
Users that are interested in NN_software are comparing it to the libraries listed below
Sorting:
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The ISA specification for the ZiCondOps extension.☆19Updated last year
- CV32E40X Design-Verification environment☆12Updated last year
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Updated 4 years ago
- Simple runtime for Pulp platforms☆48Updated this week
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 3 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- ☆68Updated this week
- Benchmarks for Yosys development☆24Updated 5 years ago
- This repo includes XiangShan's function units☆26Updated this week
- ☆14Updated 3 months ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- The multi-core cluster of a PULP system.☆105Updated last week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- RISC-V Core Local Interrupt Controller (CLINT)☆27Updated 3 weeks ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- ☆33Updated 2 years ago
- ☆35Updated last year
- Reconfigurable Binary Engine☆17Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆27Updated 9 months ago
- ☆17Updated this week
- ☆31Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago