AI-Vector-Accelerator / NN_softwareLinks
☆9Updated 2 years ago
Alternatives and similar repositories for NN_software
Users that are interested in NN_software are comparing it to the libraries listed below
Sorting:
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated last week
- ☆17Updated last week
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- This repo includes XiangShan's function units☆26Updated 3 weeks ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 months ago
- ☆65Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆13Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- The 'missing header' for Chisel☆20Updated 3 months ago
- ☆33Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 6 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- ☆15Updated 4 years ago
- Open-source high-performance non-blocking cache☆85Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- Open-source non-blocking L2 cache☆43Updated this week