Alternatives and similar repositories for j1a-icestudio

Users that are interested in j1a-icestudio are comparing it to the libraries listed below

• Obijuan / Z80-FPGA
  Z80 CPU for OpenFPGAs, with Icestudio
  ☆82Updated last year
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆85Updated last year
• microCore-VHDL / microCore
  Hardware/Software Co-design environment of a processor core for deterministic real time systems
  ☆38Updated last year
• DaveBerkeley / serv_soc
  SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
  ☆32Updated 4 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆35Updated 2 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆34Updated 7 years ago
• jbush001 / MiteCPU
  Minimal microprocessor
  ☆21Updated 8 years ago
• FPGAwars / Collection-Jedi
  Icestudio collection with the blocks of the FPGA Jedi hardware Academy
  ☆38Updated last year
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆51Updated this week
• Obijuan / Academia-Jedi-Hw
  Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres
  ☆11Updated 6 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆34Updated 4 months ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆46Updated 2 months ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 4 years ago
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆26Updated 5 years ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 6 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated 4 months ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆16Updated 2 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆93Updated last year
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆42Updated last year
• SymbioticEDA / MARLANN
  Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
  ☆90Updated 6 years ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆56Updated 2 years ago
• davidcastells / py4hw
  Hardware Design/Visualization/Simulation/RTLGeneration Framework
  ☆16Updated last month
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆21Updated 6 years ago
• Obijuan / nand2tetris-icestudio
  The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining
  ☆34Updated last year
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• Obijuan / simplez-fpga
  Verilog implementation of the educational "Simplez" processor
  ☆42Updated last year
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆64Updated last week
• projf / fpgatools
  Tools for FPGA development.
  ☆48Updated this week