Obijuan / j1a-icestudioLinks
SwapForth J1a processor for Icestudio
☆12Updated 5 years ago
Alternatives and similar repositories for j1a-icestudio
Users that are interested in j1a-icestudio are comparing it to the libraries listed below
Sorting:
- A reimplementation of a tiny stack CPU☆85Updated last year
- Z80 CPU for OpenFPGAs, with Icestudio☆85Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Verilog implementation of the educational "Simplez" processor☆42Updated last year
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Minimal microprocessor☆21Updated 8 years ago
- A design for TinyTapeout☆17Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Updated 7 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Updated 3 months ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated 2 years ago
- OpenFPGA☆33Updated 7 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 8 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- ☆27Updated 5 years ago
- A SoC for DOOM☆19Updated 4 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆96Updated last year
- Tools for FPGA development.☆48Updated 2 months ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- mystorm sram test☆29Updated 8 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago