Obijuan / j1a-icestudio

Related projects: ⓘ

• Obijuan / Z80-FPGA
  Z80 CPU for OpenFPGAs, with Icestudio
  ☆71Updated 3 months ago
• Obijuan / iceFactory
  A Javascript library for generating blocks for the ICEstudio FPGA development environment
  ☆10Updated 6 years ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆15Updated last year
• Obijuan / Academia-Jedi-Hw
  Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres
  ☆11Updated 5 years ago
• mattvenn / fpga-sram
  mystorm sram test
  ☆26Updated 7 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆34Updated last year
• ueliem / literate-broccoli
  ☆26Updated this week
• lipro / tv80
  The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)
  ☆9Updated 8 years ago
• dan-rodrigues / ics-adpcm
  Programmable multichannel ADPCM decoder for FPGA
  ☆23Updated 3 years ago
• Anding / N.I.G.E.-Machine
  A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…
  ☆26Updated 5 years ago
• igor-m / UPduino-Mecrisp-Ice-15kB
  Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.
  ☆17Updated 6 years ago
• gundy / tinyfpga-bx-game-soc
  A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games
  ☆22Updated 5 years ago
• Obijuan / nand2tetris-icestudio
  The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining
  ☆30Updated 3 months ago
• folknology / IceCore
  IceCore Ice40 HX based modular core
  ☆44Updated 3 years ago
• CospanDesign / nysa
  FPGA Development toolset
  ☆20Updated 7 years ago
• robinsonb5 / ZPUFlex
  A highly-configurable and compact variant of the ZPU processor core
  ☆34Updated 9 years ago
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆77Updated 9 months ago
• jamesbowman / sincos
  Efficient implementations of the transcendental functions
  ☆25Updated 7 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆38Updated 2 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆42Updated last year
• abnoname / iceZ0mb1e
  FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC
  ☆54Updated last year
• Obijuan / simplez-fpga
  Verilog implementation of the educational "Simplez" processor
  ☆38Updated 2 months ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 5 years ago
• jbush001 / MiteCPU
  Minimal microprocessor
  ☆18Updated 7 years ago
• benitoss / ColorLight_FPGA_boards
  Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards
  ☆45Updated last year
• ElEctric-EyE / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Updated 4 years ago
• mystorm-org / BlackIce-II
  Software, Firmware and documentation for the myStorm BlackIce-II board
  ☆68Updated 3 years ago
• microCore-VHDL / microCore
  Hardware/Software Co-design environment of a processor core for deterministic real time systems
  ☆37Updated last year
• ThorKn / J1-forth
  Forth for the J1-CPU
  ☆16Updated 7 years ago
• TimRudy / uart-verilog
  A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
  ☆17Updated last year