Obijuan / j1a-icestudioLinks
SwapForth J1a processor for Icestudio
☆12Updated 5 years ago
Alternatives and similar repositories for j1a-icestudio
Users that are interested in j1a-icestudio are comparing it to the libraries listed below
Sorting:
- Z80 CPU for OpenFPGAs, with Icestudio☆87Updated last year
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- A reimplementation of a tiny stack CPU☆85Updated 2 years ago
- Minimal microprocessor☆21Updated 8 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Updated 7 years ago
- Verilog implementation of the educational "Simplez" processor☆42Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆35Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆74Updated this week
- Icestudio collection with the blocks of the FPGA Jedi hardware Academy☆39Updated last year
- RISC-V CPU for OpenFPGAs, in Icestudio☆96Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- Export netlists from Yosys to DigitalJS☆54Updated last week
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Updated 2 weeks ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 9 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated this week
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Very small self-compiling cross compiler for a subset of C☆13Updated last month
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated 2 years ago
- ☆27Updated 6 years ago
- A Risc-V SoC for Tiny Tapeout☆43Updated 2 weeks ago