Obijuan / j1a-icestudio
SwapForth J1a processor for Icestudio
☆12Updated 4 years ago
Alternatives and similar repositories for j1a-icestudio:
Users that are interested in j1a-icestudio are comparing it to the libraries listed below
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Updated 6 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆77Updated 9 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Updated 6 years ago
- A reimplementation of a tiny stack CPU☆82Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 3 years ago
- Verilog implementation of the educational "Simplez" processor☆41Updated 8 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆30Updated 4 years ago
- Very small self-compiling cross compiler for a subset of C☆11Updated 6 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆43Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- OpenFPGA☆33Updated 7 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- mystorm sram test☆27Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 5 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆18Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago