Obijuan / j1a-icestudio
SwapForth J1a processor for Icestudio
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for j1a-icestudio
- Z80 CPU for OpenFPGAs, with Icestudio☆75Updated 5 months ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Updated 6 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Updated 5 years ago
- A design for TinyTapeout☆15Updated 2 years ago
- A reimplementation of a tiny stack CPU☆80Updated 11 months ago
- Icestudio collection with the blocks of the FPGA Jedi hardware Academy☆38Updated 4 months ago
- mystorm sram test☆26Updated 7 years ago
- Verilog implementation of the educational "Simplez" processor☆40Updated 4 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆45Updated this week
- RISC-V CPU for OpenFPGAs, in Icestudio☆88Updated 5 months ago
- Documenting the Lattice ECP5 bit-stream format.☆51Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining☆30Updated 5 months ago
- RISC-V Assembly with a C wrapper☆12Updated 5 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 3 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Very small self-compiling cross compiler for a subset of C☆9Updated 2 months ago
- Icestudio Collection to drive displays from Open Source FPGAs☆19Updated 4 months ago
- Dual MikroBUS board for Upduino 2 FPGA☆17Updated 6 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 5 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆28Updated 3 years ago
- Notas técnicas sobre FPGAs libres☆49Updated this week