Obijuan / j1a-icestudio
SwapForth J1a processor for Icestudio
☆12Updated 4 years ago
Alternatives and similar repositories for j1a-icestudio
Users that are interested in j1a-icestudio are comparing it to the libraries listed below
Sorting:
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Updated 6 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- Forth for the J1-CPU☆19Updated 8 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆79Updated 11 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Updated 6 years ago
- OpenFPGA☆33Updated 7 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- Icestudio collection for standard Input-Output in different devices☆14Updated 10 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A design for TinyTapeout☆16Updated 2 years ago
- ☆26Updated 5 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 5 months ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated last week
- The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining☆32Updated 11 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Verilog implementation of the educational "Simplez" processor☆41Updated 10 months ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆20Updated last week
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated last month
- Icestudio collection with the blocks of the FPGA Jedi hardware Academy☆38Updated 10 months ago
- Minimal microprocessor☆20Updated 7 years ago
- ☆10Updated 5 years ago
- A Risc-V SoC for Tiny Tapeout☆17Updated 2 months ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆13Updated 2 weeks ago