DOUDIU / Video-Stitching-on-FPGALinks
This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface. The interface can be easily switched to the DDR3/4 located on either the PS or PL side using HP/GP ports or MIG IP.
☆16Updated 9 months ago
Alternatives and similar repositories for Video-Stitching-on-FPGA
Users that are interested in Video-Stitching-on-FPGA are comparing it to the libraries listed below
Sorting:
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆15Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆19Updated 2 years ago
- FPGA Camera Parallel & MIPI Verilog☆21Updated 5 months ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆70Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆131Updated last year
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆31Updated 10 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆64Updated last year
- kintex7 ov13850 fpga mipi camera☆19Updated last year
- Integration of SIFT and LES Algorithms☆12Updated last year
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆13Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆34Updated 3 years ago
- ISP☆12Updated last year
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆86Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆125Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 8 years ago
- Verilog implementation of a ultrasonic radar☆18Updated 7 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆104Updated 10 months ago
- LMS-Adaptive Filter implement using verilog and Matlab☆44Updated 8 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- An implementation of JPEG-LS extension (ITU-T T.870).☆32Updated 2 months ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆36Updated 3 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Updated 2 years ago