cjhonlyone / ADC-lvdsLinks
Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
☆53Updated 2 years ago
Alternatives and similar repositories for ADC-lvds
Users that are interested in ADC-lvds are comparing it to the libraries listed below
Sorting:
- JESD204b modules in VHDL☆30Updated 6 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆65Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆50Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆71Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated 3 weeks ago
- ☆31Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆62Updated 10 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆73Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- Verilog implementation of a tapped delay line TDC☆42Updated 6 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- Testbenches for HDL projects☆20Updated last week
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆59Updated 6 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆21Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- 【例程】国产高云FPGA 开发板及其工程☆33Updated 10 months ago