cjhonlyone / ADC-lvdsView external linksLinks
Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
☆61Oct 20, 2022Updated 3 years ago
Alternatives and similar repositories for ADC-lvds
Users that are interested in ADC-lvds are comparing it to the libraries listed below
Sorting:
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 10 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆51Nov 23, 2013Updated 12 years ago
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 8 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Dec 1, 2016Updated 9 years ago
- ☆45Apr 11, 2017Updated 8 years ago
- ☆28Jul 9, 2025Updated 7 months ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆61Feb 13, 2025Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Apr 12, 2023Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Oct 2, 2019Updated 6 years ago
- Electronic control of microscope elements (camera/laser triggering, TTL, PWM, servos, analog i/o) based on affordable FPGAs, integrated w…☆22Feb 27, 2023Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆41Jun 22, 2021Updated 4 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 8 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 11 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆75Apr 13, 2023Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆58Jun 23, 2021Updated 4 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 9 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago