cjhonlyone / ADC-lvds
Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
☆49Updated 2 years ago
Alternatives and similar repositories for ADC-lvds:
Users that are interested in ADC-lvds are comparing it to the libraries listed below
- FPGA和USB3.0桥片实现USB3.0通信☆63Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆44Updated 3 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- ☆28Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆69Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆57Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Verilog implementation of a tapped delay line TDC☆39Updated 6 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- I2C Master and Slave☆33Updated 9 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- Verilog SPI master and slave☆51Updated 9 years ago
- kintex7 ov13850 fpga mipi camera☆18Updated last year
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 9 months ago
- Gigabit Ethernet UDP communication driver☆73Updated 5 years ago
- AD7606 driver verilog☆39Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆51Updated 4 years ago