MasterPlayer / rmii-ethernet-mac
RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and without MDIO interface support
☆10Updated 2 years ago
Alternatives and similar repositories for rmii-ethernet-mac:
Users that are interested in rmii-ethernet-mac are comparing it to the libraries listed below
- Wishbone interconnect utilities☆38Updated 7 months ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- ☆17Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- ☆17Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆67Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- Wishbone controlled I2C controllers☆45Updated 2 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆61Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- Collection of projects for various FPGA development boards☆43Updated 8 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- turbo 8051☆28Updated 7 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆30Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- Small footprint and configurable JESD204B core☆40Updated last week
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆41Updated 2 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆10Updated 3 years ago
- Master-thesis-final☆18Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- USB 2.0 Device IP Core☆53Updated 7 years ago
- Portable HyperRAM controller☆51Updated last month
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago