Alternatives and similar repositories for cis5710-homework

Users that are interested in cis5710-homework are comparing it to the libraries listed below

• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated last year
• computation-structures / course
  Course materials for MIT 6.004 Computation Structures.
  ☆28Updated 10 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆220Updated 3 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆217Updated last month
• EECS150 / fpga_project_skeleton_fa22
  ☆17Updated last year
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆150Updated 2 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆200Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆45Updated 2 years ago
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆191Updated 2 weeks ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆76Updated last month
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆230Updated 9 months ago
• sparcians / map
  Modeling Architectural Platform
  ☆213Updated this week
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆70Updated 4 years ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆112Updated last month
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆91Updated 2 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆191Updated last year
• gem5bootcamp / 2024
  Materials, slides, and workspace for the gem5 bootcamp 2024
  ☆45Updated last year
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆15Updated 3 years ago
• algorhtym / riscv-resources
  An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ec…
  ☆20Updated 2 years ago
• jieltan / OpenCompArchCourse
  ☆24Updated 4 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆882Updated 3 weeks ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆165Updated this week
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆180Updated 4 years ago
• NamanMakkar / ECE5545-ML-Hardware-Systems
  This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023
  ☆40Updated 2 years ago
• schoeberl / cae-lab
  Lab Material for CAE
  ☆43Updated last year
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆42Updated 7 years ago
• Nitesh8998 / Useful-Academic-Links
  This repo has some usefull links to websites for topics, please fork add and generate a pull-request to join the party
  ☆75Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆602Updated last year
• dvanmali / Superscalar_Pipeline_Processor
  Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…
  ☆15Updated 8 years ago
• n-kremeris / verilator_basics
  ☆69Updated 2 years ago