Alternatives and similar repositories for cis5710-homework

Users that are interested in cis5710-homework are comparing it to the libraries listed below

• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆218Updated last month
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆92Updated 2 months ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆114Updated 2 months ago
• algorhtym / riscv-resources
  An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ec…
  ☆20Updated 2 years ago
• toddmaustin / simplesim-3.0
  SimpleScalar version 3.0 (official repository)
  ☆57Updated 2 years ago
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆194Updated this week
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆226Updated 4 years ago
• EECS150 / fpga_project_skeleton_fa22
  ☆18Updated last year
• sparcians / map
  Modeling Architectural Platform
  ☆215Updated last week
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Updated last year
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆76Updated last month
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆236Updated 10 months ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆152Updated 2 years ago
• pkuzjx / EDA-wiki
  EDA wiki
  ☆135Updated 2 months ago
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆91Updated 2 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆175Updated this week
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆331Updated 8 years ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆75Updated last week
• ramisheikh / cbp2025
  Championship Branch Prediction 2025
  ☆67Updated 7 months ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆180Updated 3 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆206Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆193Updated last year
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆99Updated 2 months ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆70Updated 4 years ago
• OSCPU / yosys-sta
  ☆89Updated 2 months ago
• n-kremeris / verilator_basics
  ☆70Updated 2 years ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆25Updated 7 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆166Updated this week
• meton-robean / ResearchNote
  通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …
  ☆78Updated 5 years ago
• craymichael / CBP-16-Simulation
  Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)
  ☆21Updated 2 years ago