Alternatives and similar repositories for cis5710-homework

Users that are interested in cis5710-homework are comparing it to the libraries listed below

• cis571 / lc4-labs
  ☆19Updated 2 years ago
• ucb-bar / chipyard-cs152-sp23
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆12Updated 10 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆203Updated 3 years ago
• jzarnett / ece350
  ECE 350: Real-Time Operating Systems
  ☆24Updated last month
• computation-structures / course
  Course materials for MIT 6.004 Computation Structures.
  ☆20Updated 4 months ago
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆156Updated 2 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆183Updated last year
• Adrofier / HDLBits-Verilog-Solutions
  Solutions to HDLBits Verilog Problem Set
  ☆24Updated 3 years ago
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆64Updated 9 months ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 4 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆201Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,465Updated 3 years ago
• Fuyukiri / CS61C
  UC Berkeley CS61C 2020/2021 FALL
  ☆13Updated 2 years ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆286Updated 7 years ago
• codeAligned / CMU-15213-Lab
  Source code and solution to CMU 15-213
  ☆123Updated 9 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆838Updated last month
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆223Updated 4 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆189Updated 3 years ago
• accomdemy / accomdemy_rv32i
  伴伴學 RISC-V RV32I Architecture CPU
  ☆29Updated 2 years ago
• 61c-teach / sp22-lab-starter
  ☆14Updated 3 years ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆571Updated 9 months ago
• ProjectDimlight / SOL-s-Verilog-Cheatsheet-for-Not-So-Beginners
  ☆22Updated 3 years ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆138Updated 5 years ago
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆47Updated 11 months ago
• y-C-x / HDLBits_Solution
  My solution to the problem set on HDLBits.
  ☆25Updated 4 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆578Updated 9 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,026Updated 3 years ago
• dvanmali / Superscalar_Pipeline_Processor
  Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…
  ☆14Updated 7 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆147Updated 2 years ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆251Updated 2 years ago