0BAB1 / python_to_fpga_course
A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your very own FPGA !
☆14Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for python_to_fpga_course
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆9Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆27Updated 2 weeks ago
- ☆83Updated 5 months ago
- ☆24Updated 2 weeks ago
- Vitis HLS Library for FINN☆181Updated last week
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- ☆55Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆13Updated 7 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆65Updated 3 months ago
- ☆70Updated last year
- Models and examples built with hls4ml☆12Updated 4 years ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆67Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- ☆60Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆185Updated 2 weeks ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆121Updated 8 months ago
- Library of approximate arithmetic circuits☆51Updated 2 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- ☆32Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated last year
- ☆93Updated 4 years ago