zhouyue1028 / 26-5000-Human-target-detection-based-on-Pynq-z2
This is PYNQ based human target detection project, mainly implemented based on FPGA Yolov2 Acceleration Algorithm; this project can take environmental images through the camera, and then box out all the people in the environment, and show the number of people
☆10Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for 26-5000-Human-target-detection-based-on-Pynq-z2
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- FPGA实现动态图像识别☆13Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆67Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆86Updated 10 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆10Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆43Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆17Updated last year
- Pynq computer vision examples with an OV5640 camera☆46Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆116Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆31Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- 中文:☆91Updated 4 years ago