zhouyue1028 / 26-5000-Human-target-detection-based-on-Pynq-z2
This is PYNQ based human target detection project, mainly implemented based on FPGA Yolov2 Acceleration Algorithm; this project can take environmental images through the camera, and then box out all the people in the environment, and show the number of people
☆9Updated 4 years ago
Alternatives and similar repositories for 26-5000-Human-target-detection-based-on-Pynq-z2:
Users that are interested in 26-5000-Human-target-detection-based-on-Pynq-z2 are comparing it to the libraries listed below
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆37Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- FPGA实现动态图像识别☆15Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆11Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated last year
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect fac…☆24Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated last year
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆46Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆44Updated 4 years ago
- ☆43Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- ☆87Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆68Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆17Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- HLS code for a BNN accelerator☆15Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago