zhouyue1028 / 26-5000-Human-target-detection-based-on-Pynq-z2Links
This is PYNQ based human target detection project, mainly implemented based on FPGA Yolov2 Acceleration Algorithm; this project can take environmental images through the camera, and then box out all the people in the environment, and show the number of people
☆8Updated 4 years ago
Alternatives and similar repositories for 26-5000-Human-target-detection-based-on-Pynq-z2
Users that are interested in 26-5000-Human-target-detection-based-on-Pynq-z2 are comparing it to the libraries listed below
Sorting:
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- FPGA实现动态图像识别☆22Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 4 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆16Updated last year
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆27Updated 4 years ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆57Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆61Updated last year
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- ☆46Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago