用Altera FPGA芯片自制CPU
☆42Aug 10, 2014Updated 11 years ago
Alternatives and similar repositories for azpr_cpu
Users that are interested in azpr_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Mar 12, 2017Updated 9 years ago
- llvmのAZ Processor Backend☆11Oct 29, 2013Updated 12 years ago
- 《CPU自制入门》源码☆19Aug 6, 2017Updated 8 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL数字电路设计☆13Aug 30, 2017Updated 8 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- a simple new ISA nnISA and nnSOC nnCPU nnAs nnCc☆10Mar 15, 2020Updated 6 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 6 months ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…☆10Sep 30, 2016Updated 9 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated 11 months ago
- 中科大 2017 级数字电路实验/组成原理实验的同学经验和资料分享☆12Oct 25, 2019Updated 6 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆23Sep 2, 2023Updated 2 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- 北邮数字电路课程FPGA编程实验☆13Dec 4, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- SystemC to Verilog Synthesizable Subset Translator☆13May 12, 2023Updated 3 years ago
- Verilog-Based-NoC-Simulator☆11May 4, 2016Updated 10 years ago
- The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)☆18Jul 10, 2024Updated last year
- A RISC-V RV32I ISA Single Cycle CPU☆26May 22, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- 一个针对于小型的C/C++项目的makefile模板。使用该模板，能够实现一键编译 ，无需再编写繁琐的makefile文件。☆16Apr 29, 2019Updated 7 years ago
- 半导体器件仿真模拟平台（现已支持PN结、BJT、MOS管），code于2019年。☆17Sep 4, 2021Updated 4 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 10 years ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago