zhangly / azpr_cpu
用Altera FPGA芯片自制CPU
☆41Updated 10 years ago
Alternatives and similar repositories for azpr_cpu:
Users that are interested in azpr_cpu are comparing it to the libraries listed below
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- 根据最近看的一本书编写的对应RTL以及Testbench☆19Updated 8 years ago
- 常用Verilog模块☆19Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆79Updated 4 years ago
- 软件无线电，使用FPGA进行正交解调。☆19Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆36Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆22Updated 8 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆15Updated 6 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- turbo 8051☆29Updated 7 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 8 years ago
- 8051 core☆103Updated 10 years ago
- Verilog极简教程☆36Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 6 years ago
- systemc建模相关☆26Updated 10 years ago
- ☆18Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago