zhangly / azpr_cpuLinks
用Altera FPGA芯片自制CPU
☆41Updated 10 years ago
Alternatives and similar repositories for azpr_cpu
Users that are interested in azpr_cpu are comparing it to the libraries listed below
Sorting:
- 根据最近看的一本书编写的对应RTL以及Testbench☆19Updated 8 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆85Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆24Updated 8 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- ☆31Updated 3 months ago
- ☆14Updated 7 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆36Updated 6 years ago
- 8051 core☆107Updated 10 years ago
- ☆16Updated 6 years ago
- ☆19Updated 3 years ago
- SPI通信实现FLASH读写☆14Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- 基于FPGA的FFT☆18Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 10 months ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆17Updated 6 years ago
- ☆25Updated 4 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago