zhangly / azpr_cpu
用Altera FPGA芯片自制CPU
☆39Updated 10 years ago
Alternatives and similar repositories for azpr_cpu:
Users that are interested in azpr_cpu are comparing it to the libraries listed below
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 7 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆21Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- 软件无线电,使用FPGA进行正交解调。☆19Updated 5 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆19Updated 7 years ago
- ☆35Updated 9 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆82Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆41Updated last year
- turbo 8051☆28Updated 7 years ago
- 常用Verilog模块☆19Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆34Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆77Updated 4 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 5 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆100Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆30Updated 4 years ago
- Devotes to open source FPGA☆28Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆57Updated 3 years ago
- A MCU implementation based PODES-M0O☆18Updated 4 years ago
- ☆36Updated 6 years ago
- Verilog极简教程☆35Updated 5 years ago
- ☆31Updated last year