zhangly / azpr_cpuLinks
用Altera FPGA芯片自制CPU
☆41Updated 11 years ago
Alternatives and similar repositories for azpr_cpu
Users that are interested in azpr_cpu are comparing it to the libraries listed below
Sorting:
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Updated 8 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Updated 6 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆21Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆111Updated 3 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 9 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated 2 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- ☆30Updated 4 years ago
- 8051 core☆107Updated 11 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- systemc建模相关☆27Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- ☆30Updated 6 months ago
- ☆37Updated 6 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- double_fpu_verilog☆16Updated 11 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- Peripheral Interface of FPGA☆40Updated 4 years ago
- ☆16Updated 6 years ago
- 常用Verilog模块☆20Updated 5 years ago
- ZC RISCV CORE☆12Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 7 years ago