zhangly / azpr_cpuLinks
用Altera FPGA芯片自制CPU
☆43Updated 11 years ago
Alternatives and similar repositories for azpr_cpu
Users that are interested in azpr_cpu are comparing it to the libraries listed below
Sorting:
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Updated 8 years ago
- A MCU implementation based PODES-M0O☆19Updated 5 years ago
- ☆32Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆22Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- 8051 core☆109Updated 11 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 4 years ago
- systemc建模相关☆27Updated 11 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- SPI通信实现FLASH读写☆16Updated 5 years ago
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- ☆30Updated 8 months ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 9 years ago
- OpenXuantie - OpenE902 Core☆161Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- turbo 8051☆29Updated 8 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆22Updated 6 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- An Ethernet MAC conforming to IEEE 802.3☆23Updated 8 years ago
- H264视频解码verilog实现☆85Updated 8 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 11 years ago