zhangly / azpr_cpu
用Altera FPGA芯片自制CPU
☆39Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for azpr_cpu
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆29Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆67Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- Devotes to open source FPGA☆28Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- 软件无线电,使用FPGA进行正交解调。☆18Updated 5 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆20Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆21Updated 8 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆103Updated 7 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除 了一些与项目无关的东西☆32Updated 7 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆19Updated 7 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆33Updated 3 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆29Updated 3 years ago
- Verilog极简教程☆35Updated 5 years ago
- ☆31Updated last year
- turbo 8051☆28Updated 7 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆22Updated last year
- A MCU implementation based PODES-M0O☆18Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- ☆35Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- Nuclei Board Labs☆52Updated 10 months ago