AsFigo / yoYoLintLinks
SystemVerilog RTL Linter for YoSys
☆21Updated 11 months ago
Alternatives and similar repositories for yoYoLint
Users that are interested in yoYoLint are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago
- Making cocotb testbenches that bit easier☆36Updated 3 weeks ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Home of the open-source EDA course.☆46Updated 4 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- Python interface for cross-calling with HDL☆39Updated 2 weeks ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated last week
- Static Timing Analysis Full Course☆61Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated last month
- ☆32Updated 9 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆74Updated 6 months ago
- The UVM written in Python☆17Updated last week
- ideas and eda software for vlsi design☆50Updated last week
- ☆83Updated 9 months ago