AsFigo / yoYoLintLinks
SystemVerilog RTL Linter for YoSys
☆21Updated 9 months ago
Alternatives and similar repositories for yoYoLint
Users that are interested in yoYoLint are comparing it to the libraries listed below
Sorting:
- ☆42Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK