AsFigo / yoYoLintLinks
SystemVerilog RTL Linter for YoSys
☆23Updated last year
Alternatives and similar repositories for yoYoLint
Users that are interested in yoYoLint are comparing it to the libraries listed below
Sorting:
- ☆42Updated 3 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆72Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆22Updated last week
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆54Updated 4 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆155Updated 3 weeks ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- ideas and eda software for vlsi design☆51Updated last week
- Making cocotb testbenches that bit easier☆36Updated 2 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- ☆14Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- Characterizer☆31Updated 2 months ago
- Static Timing Analysis Full Course☆63Updated 3 years ago
- ☆86Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆66Updated last year
- Home of the open-source EDA course.☆52Updated 7 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆72Updated 3 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- ☆33Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆99Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated 2 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- Python interface for cross-calling with HDL☆45Updated last week