yuguen / hint
High-level synthesis Integer library
☆9Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for hint
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆25Updated 11 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Chisel library for Unum Type-III Posit Arithmetic☆32Updated 7 months ago
- Library of open source Process Design Kits (PDKs)☆28Updated last week
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- A configurable SRAM generator☆40Updated this week
- Benchmarks for Yosys development☆22Updated 4 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆15Updated 6 years ago
- ☆27Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆44Updated this week
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- Integration test for entire CGRA flow☆12Updated 4 years ago
- Xilinx Unisim Library in Verilog☆71Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- ☆36Updated 2 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆20Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆18Updated last year
- Open Source PHY v2☆25Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Debuggable hardware generator☆67Updated last year
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago