lesc-ufv / cgra-routing
SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
☆11Updated 4 years ago
Alternatives and similar repositories for cgra-routing:
Users that are interested in cgra-routing are comparing it to the libraries listed below
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- Fast Floating Point Operators for High Level Synthesis☆20Updated last year
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- CGRA framework with vectorization support.☆21Updated this week
- Wraps the NVDLA project for Chipyard integration☆19Updated 10 months ago
- ☆15Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- Floating point modules for CHISEL☆31Updated 10 years ago
- DASS HLS Compiler☆27Updated last year
- ☆15Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 3 months ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆26Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆21Updated 2 weeks ago