lesc-ufv / cgra-routing
SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
☆11Updated 4 years ago
Alternatives and similar repositories for cgra-routing
Users that are interested in cgra-routing are comparing it to the libraries listed below
Sorting:
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- ☆27Updated 7 years ago
- Fast Floating Point Operators for High Level Synthesis☆20Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆20Updated last month
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- DASS HLS Compiler☆29Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated this week
- Floating point modules for CHISEL☆32Updated 10 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆15Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆35Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last week
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- CGRA framework with vectorization support.☆29Updated this week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 4 months ago