lesc-ufv / cgra-routing
SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
☆11Updated 4 years ago
Alternatives and similar repositories for cgra-routing:
Users that are interested in cgra-routing are comparing it to the libraries listed below
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 2 weeks ago
- ☆15Updated 2 years ago
- Fast Floating Point Operators for High Level Synthesis☆20Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆17Updated this week
- Floating point modules for CHISEL☆32Updated 10 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆13Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆26Updated 7 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆15Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated last month
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated this week
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 11 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆12Updated 5 months ago
- ☆15Updated 4 years ago