HewlettPackard / supersim
A flexible event-driven cycle-accurate network simulator
☆23Updated 5 years ago
Alternatives and similar repositories for supersim:
Users that are interested in supersim are comparing it to the libraries listed below
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- Memory System Microbenchmarks☆62Updated last year
- doppioDB - A hardware accelerated database☆48Updated 7 years ago
- ☆59Updated 6 months ago
- GPUDirect example☆58Updated 3 years ago
- Portals is a low-level network API for high-performance networking on high-performance computing systems developed by Sandia National Lab…☆36Updated 4 months ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆85Updated 3 months ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- ☆18Updated 3 years ago
- Clio, ASPLOS'22.☆71Updated 2 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆39Updated 4 months ago
- SST Architectural Simulation Components and Libraries☆93Updated this week
- A user-space test platform for testing the p2pdma Linux kernel framework with NVMe CMBs and other PCIe BAR memory.☆50Updated last year
- gem5 simulator with a gpgpu+graphics GPU model☆52Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Persistent Collectives X- A collective communication library for high performance, low cost persistent collectives over RDMA devices.☆14Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- ☆23Updated 8 years ago
- Netrace: a network packet trace reader☆12Updated 10 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆73Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 4 months ago
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆42Updated 6 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Tutorial Material from the SST Team☆19Updated 8 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago