HewlettPackard / supersimLinks
A flexible event-driven cycle-accurate network simulator
☆28Updated 6 years ago
Alternatives and similar repositories for supersim
Users that are interested in supersim are comparing it to the libraries listed below
Sorting:
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Updated 2 years ago
- Tutorial Material from the SST Team☆25Updated 5 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆59Updated 6 years ago
- Memory System Microbenchmarks☆65Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- SST Architectural Simulation Components and Libraries☆112Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆50Updated 7 years ago
- ☆109Updated last year
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 5 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- Multi2Sim source code☆134Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- gem5 simulator with a gpgpu+graphics GPU model☆61Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated last month
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆67Updated last week
- Examples of DPU programs using the UPMEM DPU SDK☆45Updated last year