HewlettPackard / supersimLinks
A flexible event-driven cycle-accurate network simulator
☆27Updated 5 years ago
Alternatives and similar repositories for supersim
Users that are interested in supersim are comparing it to the libraries listed below
Sorting:
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆19Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆95Updated 2 weeks ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Tutorial Material from the SST Team☆20Updated 3 weeks ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- ☆26Updated 5 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆91Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated 2 weeks ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- ☆13Updated last year
- ☆65Updated 4 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 9 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆44Updated 3 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 6 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- A repository that compliments gpgpu-sim, providing automated regression scripts, simulation launching utilities and the code + arguments …☆74Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 10 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆14Updated 2 years ago