HewlettPackard / supersimLinks
A flexible event-driven cycle-accurate network simulator
☆28Updated 5 years ago
Alternatives and similar repositories for supersim
Users that are interested in supersim are comparing it to the libraries listed below
Sorting:
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 5 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆107Updated last year
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆45Updated 10 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- ☆20Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Tutorial Material from the SST Team☆25Updated 4 months ago
- Multi2Sim source code☆133Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- SST Architectural Simulation Components and Libraries☆108Updated last week
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ☆80Updated 5 years ago
- ☆67Updated 8 years ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆187Updated 2 months ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- Python Cache Hierarchy Simulator☆100Updated 4 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated last week