HewlettPackard / supersimLinks
A flexible event-driven cycle-accurate network simulator
☆27Updated 5 years ago
Alternatives and similar repositories for supersim
Users that are interested in supersim are comparing it to the libraries listed below
Sorting:
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated 2 weeks ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆19Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 5 months ago
- Tutorial Material from the SST Team☆21Updated last month
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 10 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆92Updated last year
- ☆64Updated 5 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆135Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆80Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆31Updated last year
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆274Updated 4 years ago
- ☆65Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆189Updated 4 years ago