HewlettPackard / supersimLinks
A flexible event-driven cycle-accurate network simulator
☆27Updated 5 years ago
Alternatives and similar repositories for supersim
Users that are interested in supersim are comparing it to the libraries listed below
Sorting:
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆30Updated 2 months ago
- Tutorial Material from the SST Team☆19Updated this week
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 3 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆19Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- gem5 simulator with a gpgpu+graphics GPU model☆56Updated 4 years ago
- CGRA Compilation Framework☆83Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- ☆91Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago
- ☆66Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- ☆33Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year