ysshao / WIICA
Workload ISA-Independent Characterization of Applications
☆11Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for WIICA
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated this week
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last month
- Memory System Microbenchmarks☆61Updated last year
- ☆18Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆29Updated 5 months ago
- ☆10Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆17Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- ☆22Updated 4 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆15Updated 9 months ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- ☆15Updated 3 years ago
- CGRA Compilation Framework☆81Updated last year
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆13Updated 4 years ago
- Architect's workbench☆9Updated 8 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- ILA Model Database☆20Updated 4 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago