IntelLabs / t2spLinks
Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
☆31Updated last year
Alternatives and similar repositories for t2sp
Users that are interested in t2sp are comparing it to the libraries listed below
Sorting:
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 10 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago
- ☆24Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆58Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- CGRA Compilation Framework☆86Updated 2 years ago
- DATuner Repository☆18Updated 7 years ago
- CGRA framework with vectorization support.☆35Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 2 months ago
- EQueue Dialect☆41Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆60Updated last week
- DASS HLS Compiler☆29Updated last year
- Floating point modules for CHISEL☆31Updated 10 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆16Updated 2 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- ☆28Updated 7 years ago
- The programming runtime and interfaces for ARENA.☆13Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago