IntelLabs / t2spLinks
Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
☆31Updated last year
Alternatives and similar repositories for t2sp
Users that are interested in t2sp are comparing it to the libraries listed below
Sorting:
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆32Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 11 months ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- ☆24Updated 5 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆60Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- ☆22Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CGRA framework with vectorization support.☆39Updated this week
- agile hardware-software co-design☆52Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 4 months ago
- The programming runtime and interfaces for ARENA.☆13Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆13Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆16Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 8 months ago
- ☆61Updated last week
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- SST Architectural Simulation Components and Libraries☆106Updated last week
- ☆29Updated 8 years ago