IntelLabs / t2sp
Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
☆31Updated 9 months ago
Alternatives and similar repositories for t2sp:
Users that are interested in t2sp are comparing it to the libraries listed below
- HeteroCL-MLIR dialect for accelerator design☆41Updated 5 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 2 months ago
- A graph linear algebra overlay☆51Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- CGRA framework with vectorization support.☆25Updated this week
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆23Updated 4 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆86Updated 4 months ago
- ☆54Updated this week
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CGRA Compilation Framework☆82Updated last year
- ☆15Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 2 months ago
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆42Updated this week
- ☆12Updated 6 months ago
- An infrastructure for integrated EDA☆38Updated last year
- DASS HLS Compiler☆28Updated last year