IntelLabs / t2spLinks
Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
☆31Updated last year
Alternatives and similar repositories for t2sp
Users that are interested in t2sp are comparing it to the libraries listed below
Sorting:
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated this week
- A graph linear algebra overlay☆51Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 7 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- ☆24Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆58Updated last year
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆12Updated 10 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆23Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆32Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆95Updated last week
- agile hardware-software co-design☆48Updated 3 years ago
- ☆59Updated this week
- CGRA Compilation Framework☆84Updated last year
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago