Alternatives and similar repositories for LoongsonCsprj2017

Users that are interested in LoongsonCsprj2017 are comparing it to the libraries listed below

• oscourse-tsinghua / LoongsonCsprj2017-manual

  View on GitHub
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆26Dec 16, 2018Updated 7 years ago
• cnyangkun / nscscc2018

  View on GitHub
  nscscc2018
  ☆27Oct 11, 2018Updated 7 years ago
• oscourse-tsinghua / ucore_plus

  View on GitHub
  ucore+ repository for OS laboratory 2015
  ☆10Jun 1, 2018Updated 7 years ago
• z4yx / supervisor-mips32

  View on GitHub
  计算机组成原理课程32位监控程序
  ☆50Jun 2, 2020Updated 5 years ago
• oscourse-tsinghua / cpu-testcase

  View on GitHub
  Test cases for MIPS CPU implementation
  ☆12Dec 26, 2019Updated 6 years ago
• RickyTino / MangoMIPS32

  View on GitHub
  A softcore microprocessor of MIPS32 architecture.
  ☆40Jun 28, 2024Updated last year
• bit-mips / cpu

  View on GitHub
  MIPS CPU
  ☆14Dec 10, 2020Updated 5 years ago
• loongson-education / nscscc-wiki

  View on GitHub
  NSCSCC 信息整合
  ☆251Feb 23, 2021Updated 4 years ago
• FlyGoat / cpu_gs132

  View on GitHub
  Verilog code of Loongson's GS132 core
  ☆12Dec 19, 2019Updated 6 years ago
• gmlayer0 / wired

  View on GitHub
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆32Aug 9, 2024Updated last year
• trivialmips / nontrivial-mips

  View on GitHub
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆606Jul 7, 2020Updated 5 years ago
• cyyself / CDIM-SoC

  View on GitHub
  SoC for CQU Dual Issue Machine
  ☆12Sep 20, 2022Updated 3 years ago
• Kumonda221-CrO3 / gitlab-runner-vivado

  View on GitHub
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Oct 27, 2022Updated 3 years ago
• trivialmips / TrivialMIPS

  View on GitHub
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆109Apr 29, 2019Updated 6 years ago
• thu-cs-lab / thinpad_top

  View on GitHub
  Project template for Artix-7 based Thinpad board
  ☆52Sep 13, 2025Updated 5 months ago
• sinitame / xilinx-docker-mac

  View on GitHub
  Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac
  ☆10Oct 6, 2018Updated 7 years ago
• name1e5s / Sirius

  View on GitHub
  Asymmetric dual issue in-order microprocessor.
  ☆33Aug 27, 2019Updated 6 years ago
• thu-cs-lab / Router-Lab

  View on GitHub
  Lab for Network Principles since 2019-2020 fall
  ☆175Sep 22, 2025Updated 4 months ago
• typekernel / typekernel

  View on GitHub
  Warning: 🕳 ahead!
  ☆16Jan 8, 2020Updated 6 years ago
• jiegec / awesome-stars

  View on GitHub
  Awesome List of my own!
  ☆110Sep 23, 2025Updated 4 months ago
• nscscc2019ucas / nscscc2019ucas

  View on GitHub
  ☆35Sep 2, 2019Updated 6 years ago
• ustb-owl / Uranus

  View on GitHub
  Uranus MIPS processor by MaxXing & USTB NSCSCC team
  ☆38Dec 14, 2019Updated 6 years ago
• trialley / loongson_MIPS_demo

  View on GitHub
  龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码
  ☆15May 3, 2019Updated 6 years ago
• grantae / mips32r1_core

  View on GitHub
  A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.
  ☆19Jul 29, 2015Updated 10 years ago
• lshw / loongson1-pmon

  View on GitHub
  loongson1b loongson1c-300a loongson1c-300b openloongson pmon 适用于智龙v2/智龙v3/龙芯1B开发板/龙芯1C-300B开发板1.0
  ☆43Dec 27, 2024Updated last year
• z4yx / ucore-thumips

  View on GitHub
  uCore MIPS32 porting
  ☆18Dec 16, 2019Updated 6 years ago
• shinezyy / gem5-official-old

  View on GitHub
  ☆21Aug 23, 2021Updated 4 years ago
• secure-v / vsh

  View on GitHub
  VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。
  ☆25Dec 8, 2025Updated 2 months ago
• luojia65 / DailySchedule

  View on GitHub
  ☆22Nov 27, 2021Updated 4 years ago
• f0rm2l1n / riscv-simulator-guide

  View on GitHub
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆53Apr 11, 2020Updated 5 years ago
• Silverster98 / bit_nscscc_suggestion

  View on GitHub
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆134Oct 24, 2020Updated 5 years ago
• zavs / ercesiMIPS

  View on GitHub
  This repo has been put together to demonstrate a number of simple MIPS Processors written in Chisel.
  ☆18Jul 9, 2021Updated 4 years ago
• char-fish-after-lunch / SystemOnCat

  View on GitHub
  An SoC with multiple RISC-V IMA processors.
  ☆19Aug 1, 2018Updated 7 years ago
• thu-cs-lab / JieLabs-Web

  View on GitHub
  Backend & Frontend for JieLabs
  ☆22Mar 3, 2023Updated 2 years ago
• lvyufeng / uie_mindspore

  View on GitHub
  ☆12Mar 21, 2024Updated last year
• Corle-hyz / UCAS-COD-Lab

  View on GitHub
  中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业
  ☆15May 21, 2022Updated 3 years ago
• chyyuu / compiler_lab

  View on GitHub
  Some toy labs for compiler course
  ☆59Oct 5, 2022Updated 3 years ago
• JamesAslan / MicroArchBench

  View on GitHub
  ☆78Oct 29, 2024Updated last year
• ishin-xyz / MIPS

  View on GitHub
  简易版MIPS汇编器，反汇编器以及模拟器
  ☆32Jul 26, 2017Updated 8 years ago