oscourse-tsinghua / cpu-testcase
Test cases for MIPS CPU implementation
☆12Updated 5 years ago
Alternatives and similar repositories for cpu-testcase:
Users that are interested in cpu-testcase are comparing it to the libraries listed below
- nscscc2018☆26Updated 6 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆57Updated 3 years ago
- Documentation for Digital Design course☆19Updated 2 weeks ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆105Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- Implements kernels with RISC-V Vector☆22Updated last year
- A softcore microprocessor of MIPS32 architecture.☆39Updated 8 months ago
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- ☆34Updated 5 years ago
- The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully☆9Updated 4 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- Hardware design with Chisel☆31Updated 2 years ago
- ☆31Updated this week
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆36Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- The 'missing header' for Chisel☆18Updated last month
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 7 months ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- uCore MIPS32 porting☆18Updated 5 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- RV32I by cats☆17Updated last year
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆40Updated 6 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- ☆13Updated 4 years ago
- ☆32Updated last month