RickyTino / MangoMIPS32Links
A softcore microprocessor of MIPS32 architecture.
☆40Updated last year
Alternatives and similar repositories for MangoMIPS32
Users that are interested in MangoMIPS32 are comparing it to the libraries listed below
Sorting:
- ☆34Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- nscscc2018☆26Updated 6 years ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 11 months ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 8 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- ☆64Updated 2 years ago
- ☆86Updated 2 months ago
- ☆67Updated 5 months ago
- CQU Dual Issue Machine☆35Updated last year
- ☆88Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week