Silverster98 / bit_nscscc_suggestionView external linksLinks
为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助
☆134Oct 24, 2020Updated 5 years ago
Alternatives and similar repositories for bit_nscscc_suggestion
Users that are interested in bit_nscscc_suggestion are comparing it to the libraries listed below
Sorting:
- ☆18Mar 15, 2021Updated 4 years ago
- NSCSCC 信息整合☆251Feb 23, 2021Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆45Aug 24, 2020Updated 5 years ago
- ☆35Sep 2, 2019Updated 6 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆18Apr 17, 2021Updated 4 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆26Dec 16, 2018Updated 7 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Jul 7, 2020Updated 5 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Dec 11, 2023Updated 2 years ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 6 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Aug 22, 2022Updated 3 years ago
- ☆52Sep 24, 2020Updated 5 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆41Aug 24, 2020Updated 5 years ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 5 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 4 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆109Apr 29, 2019Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Jun 28, 2024Updated last year
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- 一步一步写MIPS CPU☆854Aug 4, 2021Updated 4 years ago
- 将uCore移植到Loongarch 32☆38Nov 5, 2023Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- 重庆大学操作系统课程实验文档☆20Dec 7, 2025Updated 2 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆62Mar 6, 2024Updated last year
- Computer System Project for Loongson FPGA Board in 2017☆54Jun 3, 2018Updated 7 years ago
- A custom Jike name badge.☆22Aug 22, 2019Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- A C compiler framework in Java☆188May 17, 2023Updated 2 years ago
- Mips五级流水线CPU☆47Jan 29, 2023Updated 3 years ago
- Our repository for NSCSCC☆19Feb 22, 2025Updated 11 months ago
- ☆10Dec 28, 2020Updated 5 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- 龙芯杯2021个人赛决赛最终代码☆11Sep 1, 2021Updated 4 years ago
- A peer-to-peer communication system. BIT 小学期软件开发实训。☆11Sep 7, 2018Updated 7 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year