为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
☆142Oct 24, 2020Updated 5 years ago
Alternatives and similar repositories for bit_nscscc_suggestion
Users that are interested in bit_nscscc_suggestion are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NSCSCC 信息整合☆254Feb 23, 2021Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆46Aug 24, 2020Updated 6 years ago
- ☆35Sep 2, 2019Updated 7 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆609Jul 7, 2020Updated 6 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆27Dec 16, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆52Dec 11, 2023Updated 2 years ago
- CQU Dual Issue Machine☆42Jun 23, 2024Updated 2 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆20Apr 17, 2021Updated 5 years ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆54Aug 22, 2022Updated 4 years ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 3 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆47Aug 24, 2020Updated 6 years ago
- 将uCore移植到Loongarch 32☆38Nov 5, 2023Updated 2 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆110Apr 29, 2019Updated 7 years ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆66Mar 6, 2024Updated 2 years ago
- 一步一步写MIPS CPU☆884Jun 5, 2026Updated 4 months ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆125Oct 31, 2024Updated last year
- A softcore microprocessor of MIPS32 architecture.☆39Sep 14, 2026Updated last month
- Computer System Project for Loongson FPGA Board in 2017☆55Jun 3, 2018Updated 8 years ago
- ☆54Sep 24, 2020Updated 6 years ago
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 7 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆32Jan 25, 2026Updated 8 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 10 months ago
- A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.☆14Apr 12, 2017Updated 9 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆151Jun 23, 2024Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- 太原理工大学先进计算机系统研究实验室（“一生一芯”工作室）辅助教学使用的前置知识讲义☆21Sep 23, 2026Updated 3 weeks ago
- 重庆大学操作系统课程实验文档☆21Dec 7, 2025Updated 10 months ago
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated 2 years ago
- Mips五级流水线CPU☆48Jan 29, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 4 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- note about IC knowledge☆10Sep 7, 2022Updated 4 years ago
- A C compiler framework in Java☆192May 17, 2023Updated 3 years ago
- 北京理工大学 MIPS 指令集 CPU 设计系列教学实验☆37Sep 23, 2020Updated 6 years ago
- Our repository for NSCSCC☆21Feb 22, 2025Updated last year
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago