Silverster98/bit_nscscc_suggestion external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Silverster98/bit_nscscc_suggestion

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Silverster98/bit_nscscc_suggestion)

Close

Silverster98 / bit_nscscc_suggestionView on GitHubMore

• External links
• Readme badge

为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助

☆142Oct 24, 2020Updated 6 years ago

Alternatives and similar repositories for bit_nscscc_suggestion

Users that are interested in bit_nscscc_suggestion are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• loongson-education / nscscc-wiki

  View on GitHub
  NSCSCC 信息整合
  ☆254Feb 23, 2021Updated 5 years ago
• Silverster98 / bitmips2019

  View on GitHub
  ☆18Mar 15, 2021Updated 5 years ago
• NSCSCC-2020-Fudan / FDU1.1-NSCSCC

  View on GitHub
  复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品
  ☆46Aug 24, 2020Updated 6 years ago
• nscscc2019ucas / nscscc2019ucas

  View on GitHub
  ☆35Sep 2, 2019Updated 7 years ago
• trivialmips / nontrivial-mips

  View on GitHub
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆609Jul 7, 2020Updated 6 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• fluctlight001 / cpu_for_nscscc2020

  View on GitHub
  2020龙芯杯个人赛 简易双发射60M（含ibuffer）
  ☆47Aug 24, 2020Updated 6 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual

  View on GitHub
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆27Dec 16, 2018Updated 7 years ago
• jensen-yan / kisscpu

  View on GitHub
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆20Apr 17, 2021Updated 5 years ago
• fluctlight001 / cpu_for_nscscc2022_single

  View on GitHub
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆54Aug 22, 2022Updated 4 years ago
• fluctlight001 / nscscc2022_single_tools

  View on GitHub
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆66Mar 6, 2024Updated 2 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020

  View on GitHub
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆53Dec 11, 2023Updated 2 years ago
• Maxpicca-Li / CDIM

  View on GitHub
  CQU Dual Issue Machine
  ☆42Jun 23, 2024Updated 2 years ago
• bit-mips / bitmips_experiments_doc

  View on GitHub
  ☆54Sep 24, 2020Updated 6 years ago
• seven7jxt / NSCSCC-2022

  View on GitHub
  2022龙芯杯个人赛三等奖作品
  ☆14Oct 11, 2023Updated 3 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• MrAMS / Nagi

  View on GitHub
  CPU敏捷开发框架（龙芯杯2024）
  ☆28Sep 6, 2024Updated 2 years ago
• lvyufeng / step_into_mips

  View on GitHub
  一步一步写MIPS CPU
  ☆886Jun 5, 2026Updated 5 months ago
• msyksphinz-self / chisel-soc

  View on GitHub
  ☆10Dec 28, 2020Updated 5 years ago
• cyyself / ucore-loongarch32

  View on GitHub
  将uCore移植到Loongarch 32
  ☆38Nov 5, 2023Updated 3 years ago
• xyongcn / LoongsonCsprj2017

  View on GitHub
  Computer System Project for Loongson FPGA Board in 2017
  ☆55Jun 3, 2018Updated 8 years ago
• trivialmips / TrivialMIPS

  View on GitHub
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆110Apr 29, 2019Updated 7 years ago
• SocialistDalao / UltraMIPS_NSCSCC

  View on GitHub
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆151Jun 23, 2024Updated 2 years ago
• USTC-System-Courses / MA-Digital-Lab-Guide

  View on GitHub
  中国科学技术大学数字电路实验入门指南，2022年由马子睿助教创建。本仓库旨在让各位后续助教能够不断对其进行迭代
  ☆13Oct 10, 2025Updated last year
• TheRainstorm / PiplineMIPS

  View on GitHub
  A 5-level pipelined MIPS CPU with branch prediction and great cache.
  ☆19May 9, 2021Updated 5 years ago
• Simple, predictable pricing with DigitalOcean hosting • Ad
  Always know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
• RickyTino / MangoMIPS32

  View on GitHub
  A softcore microprocessor of MIPS32 architecture.
  ☆39Sep 14, 2026Updated last month
• EricJin2002 / UCAS-CA-2022

  View on GitHub
  一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块
  ☆20Jan 12, 2023Updated 3 years ago
• cebarobot / UCAS-Computer-Architecture-Lab

  View on GitHub
  计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集
  ☆18Aug 11, 2021Updated 5 years ago
• y0fy / CO-lab-material-CQU

  View on GitHub
  重庆大学计算机组成原理、硬件综合设计实验材料
  ☆47Jan 16, 2021Updated 5 years ago
• cyyself / cemu

  View on GitHub
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆126Oct 31, 2024Updated 2 years ago
• name1e5s / Sirius

  View on GitHub
  Asymmetric dual issue in-order microprocessor.
  ☆33Aug 27, 2019Updated 7 years ago
• loongson-community / open-la500

  View on GitHub
  Mirror of https://gitee.com/loongson-edu/open-la500.git
  ☆31Jan 2, 2025Updated last year
• bit-mips / bitmips_experiments

  View on GitHub
  北京理工大学 MIPS 指令集 CPU 设计系列教学实验
  ☆37Sep 23, 2020Updated 6 years ago
• MrAMS / NagiCore

  View on GitHub
  顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
  ☆32Jan 25, 2026Updated 9 months ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• AlwenXXD / nscscc2021

  View on GitHub
  龙芯杯21个人赛作品
  ☆35Sep 15, 2021Updated 5 years ago
• onchipuis / mriscv_vivado

  View on GitHub
  A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.
  ☆14Apr 12, 2017Updated 9 years ago
• NOP-Processor / NOP-Core

  View on GitHub
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆101Aug 29, 2023Updated 3 years ago
• ykykzq / SimpleCPU

  View on GitHub
  基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。
  ☆43Apr 24, 2025Updated last year
• Tang-Haojin / YuQuan

  View on GitHub
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆24Nov 24, 2025Updated 11 months ago
• FDUCSLG / ICS-2021Spring-FDU

  View on GitHub
  Introduction to Computer Systems (II), Spring 2021
  ☆52Jul 3, 2021Updated 5 years ago
• CQU-CS-LABs / osexp-docs-cqu

  View on GitHub
  重庆大学操作系统课程实验文档
  ☆21Dec 7, 2025Updated 11 months ago