Silverster98/bit_nscscc_suggestion external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Silverster98/bit_nscscc_suggestion

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Silverster98/bit_nscscc_suggestion)

Close

Silverster98 / bit_nscscc_suggestionView on GitHubMore

• External links
• Readme badge

为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助

☆136Oct 24, 2020Updated 5 years ago

Alternatives and similar repositories for bit_nscscc_suggestion

Users that are interested in bit_nscscc_suggestion are comparing it to the libraries listed below

• Silverster98 / bitmips2019

  View on GitHub
  ☆18Mar 15, 2021Updated 4 years ago
• loongson-education / nscscc-wiki

  View on GitHub
  NSCSCC 信息整合
  ☆251Feb 23, 2021Updated 5 years ago
• NSCSCC-2020-Fudan / FDU1.1-NSCSCC

  View on GitHub
  复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品
  ☆45Aug 24, 2020Updated 5 years ago
• nscscc2019ucas / nscscc2019ucas

  View on GitHub
  ☆36Sep 2, 2019Updated 6 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual

  View on GitHub
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆26Dec 16, 2018Updated 7 years ago
• trivialmips / nontrivial-mips

  View on GitHub
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆606Jul 7, 2020Updated 5 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020

  View on GitHub
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆50Dec 11, 2023Updated 2 years ago
• Sevenqi7 / NSCSCC-2022

  View on GitHub
  2022龙芯杯个人赛三等奖作品
  ☆14Oct 11, 2023Updated 2 years ago
• name1e5s / Sirius

  View on GitHub
  Asymmetric dual issue in-order microprocessor.
  ☆33Aug 27, 2019Updated 6 years ago
• fluctlight001 / cpu_for_nscscc2022_single

  View on GitHub
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆48Aug 22, 2022Updated 3 years ago
• bit-mips / bitmips_experiments_doc

  View on GitHub
  ☆53Sep 24, 2020Updated 5 years ago
• 14010007517 / 2020NSCSCC

  View on GitHub
  Chongqing University 2020 NSCSCC
  ☆29Oct 13, 2020Updated 5 years ago
• TheRainstorm / PiplineMIPS

  View on GitHub
  A 5-level pipelined MIPS CPU with branch prediction and great cache.
  ☆19May 9, 2021Updated 4 years ago
• fluctlight001 / cpu_for_nscscc2020

  View on GitHub
  2020龙芯杯个人赛 简易双发射60M（含ibuffer）
  ☆41Aug 24, 2020Updated 5 years ago
• trivialmips / TrivialMIPS

  View on GitHub
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆110Apr 29, 2019Updated 6 years ago
• lvyufeng / step_into_mips

  View on GitHub
  一步一步写MIPS CPU
  ☆854Aug 4, 2021Updated 4 years ago
• cyyself / ucore-loongarch32

  View on GitHub
  将uCore移植到Loongarch 32
  ☆38Nov 5, 2023Updated 2 years ago
• EricJin2002 / UCAS-CA-2022

  View on GitHub
  一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块
  ☆17Jan 12, 2023Updated 3 years ago
• CQU-CS-LABs / osexp-docs-cqu

  View on GitHub
  重庆大学操作系统课程实验文档
  ☆20Dec 7, 2025Updated 3 months ago
• SocialistDalao / UltraMIPS_NSCSCC

  View on GitHub
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆149Jun 23, 2024Updated last year
• cyyself / cemu

  View on GitHub
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Oct 31, 2024Updated last year
• fluctlight001 / nscscc2022_single_tools

  View on GitHub
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆62Mar 6, 2024Updated 2 years ago
• xyongcn / LoongsonCsprj2017

  View on GitHub
  Computer System Project for Loongson FPGA Board in 2017
  ☆54Jun 3, 2018Updated 7 years ago
• spencerwooo / jike-guoguo-badge

  View on GitHub
  A custom Jike name badge.
  ☆22Aug 22, 2019Updated 6 years ago
• TCL606 / MipsPipeline

  View on GitHub
  Mips五级流水线CPU
  ☆47Jan 29, 2023Updated 3 years ago
• gilgamsh / GenshinCPU

  View on GitHub
  Our repository for NSCSCC
  ☆19Feb 22, 2025Updated last year
• Qingchuan-Ma / IC-designer

  View on GitHub
  note about IC knowledge
  ☆10Sep 7, 2022Updated 3 years ago
• CSerht / NSCSCC2021FinalCode

  View on GitHub
  龙芯杯2021个人赛决赛最终代码
  ☆11Sep 1, 2021Updated 4 years ago
• cyyself / CDIM-SoC

  View on GitHub
  SoC for CQU Dual Issue Machine
  ☆12Sep 20, 2022Updated 3 years ago
• spencerwooo / build-your-pc-docs

  View on GitHub
  辛苦三星期，造台计算机！
  ☆72Sep 15, 2019Updated 6 years ago
• spencerwooo / SokobanGame

  View on GitHub
  A Sokoban Game implemented with WPF, and Assembly in its core.
  ☆11Jun 6, 2019Updated 6 years ago
• v00id852 / LittleChip

  View on GitHub
  Little RISC-V 3-stage Pipeline CPU
  ☆16Jun 14, 2021Updated 4 years ago
• idealclover / Wear-Bachelor-Cap

  View on GitHub
  🎓️毕业季，为头像戴上学士帽吧！微信搜索“毕业帽头像生成”
  ☆14Jun 21, 2023Updated 2 years ago
• xiazhuo / nscc2022_personal

  View on GitHub
  NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
  ☆76Mar 19, 2024Updated last year
• fluctlight001 / Generic-Cache-Module

  View on GitHub
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆30Mar 13, 2024Updated last year
• isnthzy / lightsss-chiplab

  View on GitHub
  本项目已被合并至官方Chiplab中
  ☆13Jan 13, 2025Updated last year
• OSCPU / NutShell

  View on GitHub
  RISC-V SoC designed by students in UCAS
  ☆1,512Jan 14, 2026Updated last month
• FDUCSLG / ICS-2021Spring-FDU

  View on GitHub
  Introduction to Computer Systems (II), Spring 2021
  ☆52Jul 3, 2021Updated 4 years ago
• wuhanstudio / picorv32_tang

  View on GitHub
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆29Oct 3, 2023Updated 2 years ago