cquca / ca_new_trends
some news or blogs for new computer architecture like risc-v, xPU, ASIC, etc....
☆14Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for ca_new_trends
- Chongqing University 2020 NSCSCC☆28Updated 4 years ago
- 重庆大学硬件综合设计课程实验文档☆36Updated 10 months ago
- SoC for CQU Dual Issue Machine☆11Updated 2 years ago
- 在Linux下使用PF_PACKET的Raw Socket实现从以太网到UDP的封装,并支持IPv4 Fragment,重大18计卓班的计网Project☆32Updated 3 years ago
- 重庆大学计组(硬综)拓展实验;☆20Updated 3 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆16Updated 3 years ago
- 编译原理作业与实验☆9Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆40Updated 4 years ago
- Natural Language Processing Tutorial for MindSpore Users☆140Updated 7 months ago
- Computer System Project for Loongson FPGA Board in 2017☆50Updated 6 years ago
- NSCSCC 信息整合☆220Updated 3 years ago
- 高级计算机体系结构2020,吴俊敏老师,中科大研究生课程☆56Updated 9 months ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 4 months ago
- 学校的Java课程布置的作业,GUI文件管理器☆9Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆114Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆121Updated 4 months ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆65Updated 4 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆43Updated 2 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆12Updated last year
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 11 months ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 重庆大学操作系统课程实验文档☆17Updated 6 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆34Updated 4 years ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- CQU Dual Issue Machine☆34Updated 4 months ago
- ☆50Updated 4 years ago
- 操作系统项目,完成一个可以使用的linux系统☆18Updated 3 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料☆37Updated 3 years ago