cquca / ca_new_trendsLinks
some news or blogs for new computer architecture like risc-v, xPU, ASIC, etc....
☆14Updated 5 years ago
Alternatives and similar repositories for ca_new_trends
Users that are interested in ca_new_trends are comparing it to the libraries listed below
Sorting:
- Chongqing University 2020 NSCSCC☆28Updated 5 years ago
- NSCSCC 信息整合☆252Updated 4 years ago
- Computer System Project for Loongson FPGA Board in 2017☆54Updated 7 years ago
- 龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码☆14Updated 6 years ago
- 高级计算机体系结构2020,吴俊敏老师,中科大研究生课程☆73Updated last year
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- 重庆大学硬件综合设计课程实验文档☆39Updated 2 months ago
- Natural Language Processing Tutorial for MindSpore Users☆142Updated last year
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- This repository is used to release the experimental assignments of Computer Architecture Course from USTC☆39Updated 6 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆130Updated 4 years ago
- 和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS☆85Updated 4 years ago
- Naïve MIPS32 SoC implementation☆116Updated 5 years ago
- ☆35Updated 6 years ago
- 奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)☆129Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 6 years ago
- 重庆大学计组(硬综)拓展实验;☆21Updated 4 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆20Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Updated 3 years ago
- 通过学习《自己动手写CPU》,将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS(五级流水线结构),简化成单指令周期实现的处理器☆205Updated 3 years ago
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆116Updated 5 years ago
- Code for "Computer Architecture" in 2020 Spring.☆28Updated 5 years ago
- 一生一芯的信息发布和内容网站☆135Updated last year
- 这是我在国科大写的或者修改别人的脚本代码合辑,主要有抢课脚本,刷课脚本,抢班车脚本,自动评教脚本☆23Updated 7 years ago