trivialmips / TrivialMIPS
MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
☆105Updated 5 years ago
Alternatives and similar repositories for TrivialMIPS:
Users that are interested in TrivialMIPS are comparing it to the libraries listed below
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- ☆34Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 8 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆122Updated 4 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- 奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)☆126Updated 5 years ago
- 计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位☆117Updated 5 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- nscscc2018☆26Updated 6 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 7 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 6 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- NSCSCC 信息整合☆232Updated 4 years ago
- MIPS CPU☆14Updated 4 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆169Updated 3 years ago
- Run rocket-chip on FPGA☆65Updated 4 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆124Updated 8 months ago
- ☆169Updated 3 years ago
- Project template for Artix-7 based Thinpad board☆45Updated last year
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆77Updated 8 months ago
- A translation project of the RISC-V reader☆175Updated last year
- 龙芯杯21个人赛作品☆34Updated 3 years ago