trivialmips / TrivialMIPSView external linksLinks
MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
☆109Apr 29, 2019Updated 6 years ago
Alternatives and similar repositories for TrivialMIPS
Users that are interested in TrivialMIPS are comparing it to the libraries listed below
Sorting:
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Jul 7, 2020Updated 5 years ago
- Naïve MIPS32 SoC implementation☆118Jun 23, 2020Updated 5 years ago
- 计算机组成原理课程32位监控程序☆50Jun 2, 2020Updated 5 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 5 months ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆130Nov 13, 2019Updated 6 years ago
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Jun 28, 2018Updated 7 years ago
- Rust library for low-level abstraction of MIPS processors☆31Jun 6, 2020Updated 5 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated last month
- 计算机相关知识的笔记☆11Sep 20, 2022Updated 3 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Dec 11, 2023Updated 2 years ago
- An optimizing compiler targeting armv7 and risc-v32☆63Jan 31, 2025Updated last year
- rCore_tutorial_tests☆11Aug 8, 2021Updated 4 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 4 years ago
- ☆35Sep 2, 2019Updated 6 years ago
- 龙芯杯21个人赛作品☆36Sep 15, 2021Updated 4 years ago
- Computer System Project for Loongson FPGA Board in 2017☆54Jun 3, 2018Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 3 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆26Dec 16, 2018Updated 7 years ago
- MIPS CPU☆14Dec 10, 2020Updated 5 years ago
- NSCSCC 信息整合☆251Feb 23, 2021Updated 4 years ago
- Lab for Network Principles since 2019-2020 fall☆175Sep 22, 2025Updated 4 months ago
- A simple database engine with common SQL queries support. Final project for course 'Introduction to Databases' of Tsinghua University, Fa…☆153Jan 8, 2019Updated 7 years ago
- OS Tutorial Summer of Code 2020☆19Jun 7, 2022Updated 3 years ago
- ☆14May 29, 2019Updated 6 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 2 months ago
- A summary of my projects☆49Dec 29, 2025Updated last month
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 6 years ago
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆22Jan 12, 2020Updated 6 years ago
- 国科大编译作业三：Point to 分析☆19Dec 12, 2021Updated 4 years ago