trivialmips / TrivialMIPS
MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
☆105Updated 5 years ago
Alternatives and similar repositories for TrivialMIPS:
Users that are interested in TrivialMIPS are comparing it to the libraries listed below
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- ☆33Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆114Updated 4 months ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆46Updated last year
- A softcore microprocessor of MIPS32 architecture.☆39Updated 7 months ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆118Updated 4 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆74Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 7 months ago
- ☆169Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆167Updated 3 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆137Updated 4 months ago
- nscscc2018☆26Updated 6 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- ☆59Updated last week
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 3 months ago
- NSCSCC 信息整合☆228Updated 3 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆173Updated 10 months ago
- ☆120Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆111Updated 3 months ago
- riscv32i-cpu☆19Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago