name1e5s / SiriusLinks
Asymmetric dual issue in-order microprocessor.
☆34Updated 6 years ago
Alternatives and similar repositories for Sirius
Users that are interested in Sirius are comparing it to the libraries listed below
Sorting:
- ☆35Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 3 weeks ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- CQU Dual Issue Machine☆37Updated last year
- Naïve MIPS32 SoC implementation☆117Updated 5 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- 一生一芯的信息发布和内容网站☆135Updated last year
- ☆104Updated last week
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆130Updated 4 years ago
- ☆83Updated 6 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- ☆87Updated 3 weeks ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- ☆67Updated last year
- ☆35Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆158Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆175Updated 4 years ago
- ☆67Updated 8 months ago
- Run rocket-chip on FPGA☆76Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆54Updated 7 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago