Asymmetric dual issue in-order microprocessor.
☆33Aug 27, 2019Updated 7 years ago
Alternatives and similar repositories for Sirius
Users that are interested in Sirius are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Sep 2, 2019Updated 7 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Sep 14, 2026Updated last month
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆609Jul 7, 2020Updated 6 years ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 重庆大学Beamer模板 --- CQUBeamerTemplate☆16May 7, 2018Updated 8 years ago
- Naïve MIPS32 SoC implementation☆117Jun 23, 2020Updated 6 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- MIPS CPU☆14Dec 10, 2020Updated 5 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 4 years ago
- nscscc2018☆27Oct 11, 2018Updated 8 years ago
- NSCSCC 信息整合☆254Feb 23, 2021Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆53Dec 11, 2023Updated 2 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆110Apr 29, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 5 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料☆47Jan 16, 2021Updated 5 years ago
- A MIPS32 CPU Implemented in Verilog on FPGA & A MIPS Assembly VGA Car-Racing Game☆10May 16, 2019Updated 7 years ago
- 重庆大学课程表导出工具，适用于新教务网☆10Sep 30, 2022Updated 4 years ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 4 years ago
- 重庆大学硬件综合设计课程实验文档☆43Jul 22, 2025Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆46Aug 24, 2020Updated 6 years ago
- Natural Language Processing Tutorial for MindSpore Users☆141Apr 16, 2024Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆151Jun 23, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 6 years ago
- Animals classification using CNN☆10Aug 29, 2019Updated 7 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆16Aug 7, 2022Updated 4 years ago
- ☆11Nov 11, 2025Updated 11 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆37Oct 21, 2021Updated 5 years ago
- mindspore implementation of transformers☆70Jan 30, 2023Updated 3 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 5 years ago
- A simple UVM project. The DUT(RTL) is a simple amplifier.☆10Sep 28, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Computer System Project for Loongson FPGA Board in 2017☆55Jun 3, 2018Updated 8 years ago
- 清华大学2019年计算机网络原理路由器实验☆14Jan 5, 2020Updated 6 years ago
- Rust library for low-level abstraction of MIPS processors☆31Jun 6, 2020Updated 6 years ago
- ☆13Mar 14, 2023Updated 3 years ago
- An optimized Merkle Patricia Trie implementation on GPU, fully compatible with and integrable into Ethereum. The paper is published on VL…☆14Apr 15, 2024Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 8 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago