name1e5s / SiriusLinks
Asymmetric dual issue in-order microprocessor.
☆34Updated 5 years ago
Alternatives and similar repositories for Sirius
Users that are interested in Sirius are comparing it to the libraries listed below
Sorting:
- ☆34Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- ☆64Updated last month
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- ☆67Updated 3 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- ☆86Updated last month
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆35Updated last year
- ☆64Updated 2 years ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- ☆66Updated 9 months ago
- 我的一生一芯项目☆16Updated 3 years ago
- ☆36Updated 6 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆35Updated 4 years ago
- ☆22Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- nscscc2018☆26Updated 6 years ago
- ☆86Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Pick your favorite language to verify your chip.☆49Updated this week
- A Study of the SiFive Inclusive L2 Cache☆63Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- Naïve MIPS32 SoC implementation☆115Updated 4 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago