name1e5s / SiriusLinks
Asymmetric dual issue in-order microprocessor.
☆34Updated 5 years ago
Alternatives and similar repositories for Sirius
Users that are interested in Sirius are comparing it to the libraries listed below
Sorting:
- ☆35Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- ☆86Updated last week
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- ☆78Updated 4 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- ☆67Updated 6 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- CQU Dual Issue Machine☆37Updated last year
- Run rocket-chip on FPGA☆70Updated 9 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- ☆97Updated this week
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- ☆64Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- ☆66Updated last year
- 一生一芯的信息发布和内容网站☆132Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- ☆35Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 4 years ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago