name1e5s / SiriusLinks
Asymmetric dual issue in-order microprocessor.
☆34Updated 5 years ago
Alternatives and similar repositories for Sirius
Users that are interested in Sirius are comparing it to the libraries listed below
Sorting:
- ☆34Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- ☆86Updated 2 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- ☆73Updated 2 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- ☆67Updated 5 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆204Updated last month
- ☆88Updated this week
- 一生一芯的信息发布和内容网站☆131Updated last year
- ☆35Updated last year
- CQU Dual Issue Machine☆35Updated last year
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆126Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆172Updated 8 months ago
- ☆66Updated 11 months ago
- nscscc2018☆26Updated 6 years ago
- ☆64Updated 2 years ago
- ☆19Updated 11 months ago
- ☆39Updated this week
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago